參數(shù)資料
型號(hào): GS8662T06BD-350I
廠商: GSI TECHNOLOGY
元件分類: SRAM
英文描述: 8M X 8 DDR SRAM, 0.45 ns, PBGA165
封裝: 13 X 15 MM, 1 MM PITCH, FPBGA-165
文件頁(yè)數(shù): 19/33頁(yè)
文件大?。?/td> 651K
代理商: GS8662T06BD-350I
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.02 3/2011
26/33
2011, GSI Technology
GS8662T20/38BD-550/500/450/400/350
GS8662T06/11BD-500/450/400/350
Tap Controller Instruction Set
Overview
There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific
(Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be
implemented in prescribed ways. The TAP on this device may be used to monitor all input and I/O pads, and can be used to load
address, data or control signals into the RAM or to preload the I/O buffers.
When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01.
When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired
instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the
TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this
device is listed in the following table.
Select DR
Capture DR
Shift DR
Exit1 DR
Pause DR
Exit2 DR
Update DR
Select IR
Capture IR
Shift IR
Exit1 IR
Pause IR
Exit2 IR
Update IR
Test Logic Reset
Run Test Idle
0
1
0
1
0
1
0
1
0
1
0
1
0
1
11
1
JTAG Tap Controller State Diagram
Instruction Descriptions
BYPASS
When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This
occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facili-
tate testing of other devices in the scan path.
相關(guān)PDF資料
PDF描述
GS8662T06BD-350T 8M X 8 DDR SRAM, 0.45 ns, PBGA165
GS8672Q38BE-500I 2M X 36 QDR SRAM, 0.45 ns, PBGA165
GS880F32AGT-5.5IT 256K X 32 CACHE SRAM, 5.5 ns, PQFP100
GS880F32BGT-7IT 256K X 32 CACHE SRAM, 7 ns, PQFP100
GSAA07C-Q01 SNAP ACTING/LIMIT SWITCH, SPDT, MOMENTARY, 0.1A, 50VDC, PANEL MOUNT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS8662T06BD-450 制造商:GSI Technology 功能描述:GS8662T06BD-450 - Trays
GS8662T06BD-500 制造商:GSI Technology 功能描述:GS8662T06BD-500 - Trays
GS8662T06BD-550 制造商:GSI Technology 功能描述:GS8662T06BD-550 - Trays
GS8662T07BD-450 制造商:GSI Technology 功能描述:165 FBGA - Bulk
GS8662T08BD-400 制造商:GSI Technology 功能描述:165 FBGA - Bulk