Rev: 2.06 8/2000
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com
NoBL is a trademark of Cypress Semconductor Corp.. NtRAMis a trademark of Samsung Electronics Co.. ZBT is a trademark of Integrated Device Technology, Inc.
1/24
1998, Giga Semconductor, Inc.
Preliminary
GS8160Z18/36T-225/200/180/166/150/133
16Mb Pipelined and Flow through
Synchronous NBT SRAM
225 MHz
–
133 MHz
2.5 V V
DD
2.5 V or 3.3 V I/O
100-Pin TQFP
Commercial Temp
Industrial Temp
Features
User-configurable Pipeline and Flow Through mode
NBT (No Bus Turn Around) functionality allows zero wait
read-write-read bus utilization; Fully pin-compatible with
both pipelined and flow through NtRAM, NoBL and
ZBT SRAMs
2.5 V +10%/
–
5% core power supply
2.5 V or 3.3 V I/O supply
3.3 V-compatible inputs
LBO pin for Linear or Interleave Burst mode
Pin compatible with 2M, 4M, and 8M devices
Byte write operation (9-bit Bytes)
3 chip enable signals for easy depth expansion
Clock Control, registered, address, data, and control
ZZ Pin for automatic power-down
JEDEC-standard 100-lead TQFP package
Functional Description
The GS8160Z18/36T is a 16Mbit Synchronous Static SRAM.
GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or other
pipelined read/double late write or flow through read/single
late write SRAMs, allow utilization of all available bus
bandwidth by eliminating the need to insert deselect cycles
when the device is switched from read to write cycles.
Because it is a synchronous device, address, data inputs, and
read/ write control inputs are captured on the rising edge of the
input clock. Burst order control (LBO) must be tied to a power
rail for proper operation. Asynchronous inputs include the
Sleep mode enable (ZZ) and Output Enable. Output Enable can
be used to override the synchronous control of the output
drivers and turn the RAM's output drivers off at any time.
Write cycles are internally self-timed and initiated by the rising
edge of the clock input. This feature eliminates complex off-
chip write pulse generation required by asynchronous SRAMs
and simplifies input signal timing.
The GS8160Z18/36T may be configured by the user to operate
in Pipeline or Flow Through mode. Operating as a pipelined
synchronous device, meaning that in addition to the rising edge
triggered registers that capture input signals, the device
incorporates a rising-edge-triggered output register. For read
cycles, pipelined SRAM output data is temporarily stored by
the edge triggered output register during the access cycle and
then released to the output drivers at the next rising edge of
clock.
The GS8160Z18/36T is implemented with GSI's high
performance CMOS technology and is available in a JEDEC-
Standard 100-pin TQFP package.
-225
4.4
2.5
410
7.0
8.5
255
-200 -180 -166 -150 -133
5
3.0
375
340
310
7.5
10
235
235
235
Unit
ns
ns
mA
ns
ns
mA
Pipeline
3-1-1-1
tCycle
t
KQ
I
DD
t
KQ
tCycle
I
DD
5.5
3.2
6
3.5
6.6
3.8
290
10
10
235
7.5
4.0
260
11
15
220
Flow
Through
2-1-1-1
8
10
8.5
10
A
B
C
D
E
F
R
W
R
W
R
W
Q
A
D
B
Q
C
D
D
Q
E
Q
A
D
B
Q
C
D
D
Q
E
Clock
Address
Read/Write
Flow Through
Data I/O
Pipelined
Data I/O
Flow Through and Pipelined NBT SRAMBack-to-Back Read/Write Cycles
This Material Copyrighted by Its Respective Manufacturer