參數(shù)資料
型號: GMS81C5032-XXXQ
英文描述: MICROCONTROLLER|8-BIT|CMOS|QFP|44PIN|PLASTIC
中文描述: 單片機| 8位|的CMOS | QFP封裝| 44PIN |塑料
文件頁數(shù): 59/93頁
文件大?。?/td> 853K
代理商: GMS81C5032-XXXQ
GMS81C1404/GMS81C1408
June. 2001 Ver 1.2
57
17. INTERRUPTS
The GMS81C1404 and GMS81C1408 interrupt circuits
consist of Interrupt enable register (IENH, IENL), Inter-
rupt request flags of IRQH, IRQL, Interrupt Edge Selec-
tion Register (IEDS), priority circuit and Master enable
flag(“I” flag of PSW). The configuration of interrupt cir-
cuit is shown in Figure 17-1 and Interrupt priority is shown
in Table 17-1 .
The External Interrupts INT0, INT1, INT2 and INT3 can
each be transition-activated (1-to-0, 0-to-1 and both transi-
tion).
The flags that actually generate these interrupts are bit
INT0IF, INT1IF, INT2IF and INT3IF in Register IRQH.
When an external interrupt is generated, the flag that gen-
erated it is cleared by the hardware when the service rou-
tine is vectored to only if the interrupt was transition-
activated.
The Timer 0, Timer 1, Timer 2 and Timer 3 Interrupts are
generated by T0IF, T1IF, T2IF and T3IF, which are set by
a match in their respective timer/counter register. The AD
converter Interrupt is generated by ADIF which is set by
finishing the analog to digital conversion. The Watch dog
timer Interrupt is generated by WDTIF which set by a
match in Watch dog timer register (when the bit WDTON
is set to “0”). The Basic Interval Timer Interrupt is gener-
ated by BITIF which is set by a overflowing of the Basic
Interval Timer Register(BITR).
Figure 17-1 Block Diagram of Interrupt Function
BIT
BITIF
WDTIF
WDT
A/D Converter
Timer 1
Timer 0
External Int. 1
External Int. 0
IENH
Interrupt Enable
Register (Higher byte)
Interrupt Enable
Register (Lower byte)
IRQH
IRQL
Interrupt
Vector
Address
Generator
Internal bus line
Internal bus line
Release STOP
To CPU
Interrupt Master
Enable Flag
I Flag
IENL
P
I-flag is in PSW, it is cleared by “DI”, set by
“EI” instruction.When it goes interrupt service,
I-flag is cleared by hardware, thus any other
interrupt are inhibited. When interrupt service is
completed by “RETI” instruction, I-flag is set to
“1” by hardware.
INT0IF
INT1IF
T0IF
T1IF
ADIF
7
6
5
4
7
6
5
IEDS
Timer 3
Timer 2
External Int. 3
External Int. 2
INT2IF
INT3IF
T2IF
T3IF
3
2
1
0
IEDS
SPI
SPIF
5
相關(guān)PDF資料
PDF描述
GMS81C5032-XXXQT MICROCONTROLLER|8-BIT|CMOS|QFP|44PIN|PLASTIC
GMS81C5032-XXXSK MICROCONTROLLER|8-BIT|CMOS|DIP|28PIN|PLASTIC
GMS81C7208 NET CENTER 48" W
GMS81C7208LQ 8-BIT SINGLE-CHIP MICROCONTROLLERS
GMS81C7208Q 8-BIT SINGLE-CHIP MICROCONTROLLERS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GMS81C5032-XXXQT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|CMOS|QFP|44PIN|PLASTIC
GMS81C5032-XXXSK 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|CMOS|DIP|28PIN|PLASTIC
GMS81C5108 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:HYNIX SEMICONDUCTOR INC. 8-BIT SINGLE-CHIP MICROCONTROLLERS
GMS81C5108-UDXXX 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:MICROCONTROLLER|8-BIT|CMOS|QFP|80PIN|PLASTIC
GMS81C7008 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:HYNIX SEMICONDUCTOR INC. 8-BIT SINGLE-CHIP MICROCONTROLLERS