- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370365 > GMM7738280CTG-5 x72 EDO Page Mode DRAM Module PDF資料下載
參數(shù)資料
| 型號： | GMM7738280CTG-5 |
| 英文描述： | x72 EDO Page Mode DRAM Module |
| 中文描述： | x72 EDO公司頁面模式內(nèi)存模塊 |
| 文件頁數(shù)： | 9/27頁 |
| 文件大?。?/td> | 401K |
| 代理商： | GMM7738280CTG-5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
LG Semicon
GMM77316380CTG-5/6
9
Notes:
AC measurements assume t
T
= 2
§ à
.
AC initial pause of 200
initialization cycles ( any combination of cycles containing RAS-only refresh or CAS-before-
RAS refresh)
Operation with the t
RCD
(max) limit insures that t
RAC
(max) can be met, t
RCD
(max) is specified as a
reference point only: if t
RCD
is greater than the specified t
controlled exclusively by t
CAC
.
Operation with the t
RAD
(max) limit insures that t
RAC
(max) can be met, t
RAD
(max) is specified as a
reference point only: if t
RAD
is greater than the specified t
controlled exclusively by t
AA
.
Either t
OED
or t
CDD
must be satisfied.
Either t
DZO
or t
DZC
must be satisfied.
V
IH
(min) and V
IL
(max) are reference levels for measuring timing of input signals. Also,
transition times are measured between V
IH
(min) and V
IL
(max).
Assumes that t
RCD
<=
t
RCD
(max) and t
RAD
<=
t
RAD
(max). If t
RCD
or t
RAD
is greater than the maximum
recommended value shown in this table, t
RAC
exceeds the value shown.
Measured with a load circuit equivalent to 1 TTL loads and 100 pF.
Assumes that t
RCD
>=
t
RCD
(max) and t
RCD
+
t
CAC
(max)
>=
t
RAD
+
t
AA
(max).
Assumes that t
RAD
>=
t
RAD
(max) and t
RCD
+
t
CAC
(max)
<=
t
RAD
+
t
AA
(max).
Either t
RCH
or t
RRH
must be satisfied for a read cycles.
t
OFF
(max),
t
OEZ(
max), t
OFR
(max) and t
WEZ
(max) define the time at which the outputs achieve the
open circuit condition and is not referenced to output voltage levels.
t
WCS
, t
RWD
, t
CWD,
t
AWD,
and t
CPW
are not restrictive operating parameters. They are included in the
data sheet as electrical characteristics only: if t
WCS
>=
t
WCS
(min), the cycle is an early write cycle
and the data out pin will remain open circuit (high impedance) throughout the entire cycle: if
t
RWD
>=
t
RWD
(min), t
CWD
>=
t
CWD
(min), t
AWD
>=
t
AWD
(min) and t
CPW
>=
t
CPW
(min), the cycle is a read-
modify-write and the data output will contain data read from the selected cell: if neither of the
above sets of conditions is satisfied, the condition of the data out (at access time) is
indeterminate.
t
DS
and t
DH
are referred to CAS leading edge in early write cycles and to WE leading edge in
delayed write or read-modify-write cycles.
t
RASP
defines RAS pulse width in extended data out mode cycles.
Access time is determined by the longest among t
AA,
t
CAC
and t
CPA
.
In delayed write or read-modify-write cycles, OE must disable output buffer prior to applying
data to the device.
When output buffers are enabled once, sustain the low impedance state until valid data is
obtained. When output buffer is turned on and off within a very short time, generally it causes
large V
CC
/V
SS
line noise, which causes to degrade V
IH
min/V
IL
max level.
us
is required after power up followed by a minimum of eight
RCD
(max) limit, then access time is
RAD
(max) limit, then access time is
1.
2.
3.
4.
5.
6.
7.
8.
9.
10.
11.
12.
13.
14.
15.
16.
17.
18.
19.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GMM7738280CTG-6 | x72 EDO Page Mode DRAM Module |
| GMM781000BNS-60 | x8 Fast Page Mode DRAM Module |
| GMM781000BS-80 | x8 Fast Page Mode DRAM Module |
| GMM781000CNS-60 | x8 Fast Page Mode DRAM Module |
| GMM781000CNS-70 | x8 Fast Page Mode DRAM Module |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GMMAM08 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Mini Modulo AT mega 8L |
| GMML195MSMA | 制造商:PCTEL 功能描述:ANTENNA HARDWARE/ACCESSORY |
| GMML195NCP | 制造商:PCTEL 功能描述:ANTENNA HARDWARE/ACCESSORY |
| GMM-M25 | 制造商:PMA 功能描述:M25X1.5 HEX LOCK NUT |
| GMM-M40 | 制造商:PMA 功能描述:M40X1.5 HEX LOCK NUT |
發(fā)布緊急采購，3分鐘左右您將得到回復。