參數(shù)資料
型號(hào)： FS6131-01
廠商： ON SEMICONDUCTOR
元件分類： PLL合成/DDS/VCOs
英文描述： PLL FREQUENCY SYNTHESIZER, 27 MHz, PDSO16
封裝： 0.150 INCH, SOP-16
文件頁數(shù)： 33/40頁
文件大?。?/td> 746K
代理商： FS6131-01
VCXO Frequency From Table
10 (fVCXO, MHz)
20.00
19.44
25.248
24.576
39
AMI Semiconductor - Rev. 2.0, Jun. 05
www.amis.com
FS6131-01/FS6131-01g Programmable Line Lock Clock Generator IC
Data Sheet
The goal is to choose the highest crystal frequency from Table 10 that generates the smallest value of NR.
The equation establishing the output frequency (fCLK) as a function of the input VCXO frequency is
R
F
VCXO
CLK
N
f
=
where NF is the feedback divider modulus.
Choose a few different crystal frequencies from Table 10 and factor both the input VCXO and output clock frequencies into prime numbers. Look
for the factors that will give the smallest modulus for NR with the largest FVCXO. The output and VCXO frequencies and the reduced factors from
Eqn. 1 are in Table 22.
Table 22: Clock Regenerator Example
VCXO
CLK
f
R
F
N
20000000
51840000
125
324
19440000
51840000
3
8
25248000
51840000
263
540
24576000
51840000
64
135
A 19.44MHz crystal provides the smallest modulus for NR (NR=3) with the highest crystal frequency.
Finally, choose a post divider (NPx) modulus that keeps the VCO frequency in its most comfortable range. The VCO frequency (fVCO) can be
calculated by
Px
CLK
VCO
N
f
=
Selecting an overall modulus of NPx=3 sets the VCO frequency at 155.52MHz when the loop is locked.
15.2 Example Programming
To generate a de-jittered output frequency of 51.84MHz from an 8kHz reference, program the following (refer to Figure 28):
Program the VCXO control ROM to 3 via XLROM[2:0] to select an external 19.44MHz crystal
Enable the VCXO fine tune via XLVTEN=1
Enable the crystal loop PFD via XLPDEN=0 and XLSWAP=0
Set the reference divider input to select the VCXO via REFDSRC
Set the PFD input to select the reference divider and the feedback divider via PDREF and PDFBK
Set the reference divider (NR) to a modulus of 3 via REFDIV[11:0]
Set the feedback divider input to select the VCO via FBKDSRC
Set the feedback divider (NF) to a modulus of 8 via FBKDIV[14:0]
Set NP1=1, NP2=3 and NP3=1 for a combined post divider modulus of NPx=3 via POST1[1:0], POST2[1:0] and POST3[1:0].
相關(guān)PDF資料
PDF描述
FS6S0965R-YDTU 36 A SWITCHING REGULATOR, 150 kHz SWITCHING FREQ-MAX, PZFM5
FS6S0965R-TU 36 A SWITCHING REGULATOR, 150 kHz SWITCHING FREQ-MAX, PSFM5
FS6S1265RE-YDTU 48 A SWITCHING REGULATOR, 150 kHz SWITCHING FREQ-MAX, PZFM5
FS6S1265RB-YDTU 48 A SWITCHING REGULATOR, 150 kHz SWITCHING FREQ-MAX, PZFM5
FS6S0965RT-YDTU 36 A SWITCHING REGULATOR, 150 kHz SWITCHING FREQ-MAX, PZFM5
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FS6131-01G 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Programmable Line Lock Clock Generator IC
FS6131-01G-XTD 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 I2C PROG PLL CLK RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
FS6131-01G-XTP 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 I2C PROG PLL CLK RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
FS6131-01I-XTD 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 I2C PROG PLL CLK (IND) RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
FS6131-01I-XTP 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 I2C PROG PLL CLK IND RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*