- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377117 > fp_add_sub (Altera Corporation) Floating-Point Adder/Subtractor(浮點型加法器/減法器) PDF資料下載
參數(shù)資料
| 型號： | fp_add_sub |
| 廠商： | Altera Corporation |
| 英文描述： | Floating-Point Adder/Subtractor(浮點型加法器/減法器) |
| 中文描述： | 浮點加法器/減法（浮點型加法器/減法器） |
| 文件頁數(shù)： | 4/8頁 |
| 文件大?。?/td> | 132K |
| 代理商： | FP_ADD_SUB |
4
Altera Corporation
FS 2: fp_add_sub Floating-Point Adder/Subtractor
Floating-Point
Addition &
Subtraction
To add or subtract two floating-point numbers, the mantissas must be
aligned. Then, the exponents must be compared to determine which
number is larger. If the difference between the exponents is slight, the
number with the smaller exponent may be larger if mantissas MA and MB
are not normalized, which reduces the function’s precision. To avoid this
problem, designers should ensure that all inputs are normalized by
making sure that the MSB of each mantissa is 1.
The relative values of the exponents are checked by subtracting one
exponent from the other. The mantissa with the larger exponent is
retained, and the mantissa with the smaller exponent is right-shifted until
the radix point is properly aligned (i.e., until the exponents are equal). If
the exponents differ by more than the number of bits in the mantissa, the
smaller number becomes insignificant. The shifting is performed by the
LPM function
lpm_clshift
.
After the mantissas pass through the shifters, an unsigned integer
adder/subtractor performs an operation that is determined by the sign of
the inputs (
sa
and
sb
) and the
add_sub
then passed through a programmable inverter, which is controlled by the
sign decision logic. This process ensures that the mantissa has the proper
sign. After the addition or subtraction has taken place, the post-
normalizer normalizes the result, if necessary, by adjusting the mantissa
and exponent of the result so that the MSB of the mantissa is 1.
port. The result of the adder is
Examples of floating-point addition and subtraction for 8-bit mantissa,
7-bit exponent floating-point numbers are provided below.
Example 1: Positive Number Plus Positive Number
0.3046875
+0.01001110
+0.01001110
+0.01111010
+0.11110100
+0.953125
×
2
45
×
×
×
×
2
44
+ +0.34375
+ +0.01011000
+ +0.00101100
×
2
44
=
=
=
=
=
2
45
2
45
2
45
2
44
×
×
2
44
2
45
×
= +1.677
×
10
13
Example 2: Negative Number Plus Positive Number
–0.82421875
–0.11010011
–0.11010011
–0.10110011
–0.69921875
×
×
×
×
×
2
76
2
76
2
76
2
76
2
76
+ +0.25390625
+ +0.01000001
+ +0.00100000
×
×
×
2
75
2
75
2
76
=
=
=
=
= –5.2831
×
10
22
In example 2, the mantissa shift causes a loss of precision.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FP1601 | CURRENT 16.0 Amperes VOLTAGE 50 to 1000 Volts |
| FP1602 | CURRENT 16.0 Amperes VOLTAGE 50 to 1000 Volts |
| FP1603 | CURRENT 16.0 Amperes VOLTAGE 50 to 1000 Volts |
| FP1604 | CURRENT 16.0 Amperes VOLTAGE 50 to 1000 Volts |
| FP204G | SM IC/UPD78403 MICRO TQFP-80 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FP-AI-100 | 制造商:NI 制造商全稱:National Instruments Corporation 功能描述:Analog Input Modules for Compact FieldPoint and FieldPoint |
| FP-AIO-600 | 制造商:NI 制造商全稱:National Instruments Corporation 功能描述:Analog Input/Output Combination Modules for Compact FieldPoint and FieldPoint |
| FPAL10SH60 | 功能描述:IGBT 晶體管 600V/10A/SPM/HIGH RoHS:否 制造商:Fairchild Semiconductor 配置: 集電極—發(fā)射極最大電壓 VCEO:650 V 集電極—射極飽和電壓:2.3 V 柵極/發(fā)射極最大電壓:20 V 在25 C的連續(xù)集電極電流:150 A 柵極—射極漏泄電流:400 nA 功率耗散:187 W 最大工作溫度: 封裝 / 箱體:TO-247 封裝:Tube |
| FPAL15SH60 | 功能描述:IGBT 晶體管 600V/15A/IPM RoHS:否 制造商:Fairchild Semiconductor 配置: 集電極—發(fā)射極最大電壓 VCEO:650 V 集電極—射極飽和電壓:2.3 V 柵極/發(fā)射極最大電壓:20 V 在25 C的連續(xù)集電極電流:150 A 柵極—射極漏泄電流:400 nA 功率耗散:187 W 最大工作溫度: 封裝 / 箱體:TO-247 封裝:Tube |
| FPAL15SL60 | 功能描述:IGBT 晶體管 600V/15A/SPM RoHS:否 制造商:Fairchild Semiconductor 配置: 集電極—發(fā)射極最大電壓 VCEO:650 V 集電極—射極飽和電壓:2.3 V 柵極/發(fā)射極最大電壓:20 V 在25 C的連續(xù)集電極電流:150 A 柵極—射極漏泄電流:400 nA 功率耗散:187 W 最大工作溫度: 封裝 / 箱體:TO-247 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。
