- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370152 > FB2031 (NXP Semiconductors N.V.) 9-bit latched/registered/pass-thru Futurebus transceiver PDF資料下載
參數(shù)資料
| 型號： | FB2031 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 9-bit latched/registered/pass-thru Futurebus transceiver |
| 中文描述： | 9位鎖存/注冊/直通Futurebus收發(fā)器 |
| 文件頁數(shù)： | 3/18頁 |
| 文件大?。?/td> | 187K |
| 代理商： | FB2031 |
Philips Semiconductors
Product specification
FB2031
9-bit latched/registered/pass-thru Futurebus+ transceiver
1995 May 25
3
DESCRIPTION
The FB2031 is a 9-bit latched/registered
transceiver featuring a latched, registered or
pass-thru mode in either the A-to-B or B-to-A
direction. The FB2031 is intended to provide
the electrical interface to a high performance
wired-OR bus.
The TTL-level side (A port) has a common
I/O. The common I/O, open collector B port
operates at BTL signal levels. The logic
element for data flow in each direction is
controlled by two mode select inputs (SEL0
and SEL1). A “00” configures latches in both
directions. A “10” configures thru mode in
both directions. A “01” configures register
mode in both directions. A “11” configures
register mode in the A-to-B direction and
latch mode in the B-to-A direction.
When configured in the buffer mode, the
inverse of the input data appears at the
output port. In the register mode, data is
stored on the rising edge of the appropriate
clock input (LCAB or LCBA). In the latch
mode, clock pins serve as transparent-Low
latch enables. Regardless of the mode, data
is inverted from input to output.
The 3-State A port is enabled by asserting a
High level on OEA. The B port has two output
enables, OEB0 and OEB1. Only when OEB0
is High and OEB1 is Low is the output
enabled.
When either OEB0 is Low or OEB1 is High,
the B port is inactive and is pulled to the level
of the pullup voltage. New data can be
entered in the register and latched modes or
can be retained while the associated outputs
are in 3-State (A port) or inactive (B port).
The B-port drivers are Low-capacitance open
collectors with controlled ramp and are
designed to sink 100mA. Precision band gap
references on the B-port insure very good
noise margins by limiting the switching
threshold to a narrow region centered at
1.55V.
The B-port interfaces to “Backplane
Transceiver Logic” (see the IEEE 1194.1 BTL
standard). BTL features low power
consumption by reducing voltage swing (1V
p-p, between 1V and 2V) and reduced
capacitive loading by placing an internal
series diode on the drivers. BTL also
provides incident wave switching, a necessity
for high performance backplanes.
Output clamps are provided on the BTL
outputs to further reduce switching noise.
The “V
OH
” clamp reduces inductive ringing
effects during a Low-to-High transition. The
“V
OH
” clamp is always active. The other
clamp, the “trapped reflection” clamp, clamps
out ringing below the BTL 0.5V V
OL
level.
This clamp remains active for approximately
100ns after a High-to-Low transition.
To support live insertion, OEB0 is held Low
during power on/off cycles to insure glitch-
free B port drivers. Proper bias for B port
drivers during live insertion is provided by the
BIAS V pin when at a 5V level while V
CC
is
Low. The BIAS V pin is a low current input
which will reverse-bias the BTL driver series
Schottky diode, and also bias the B port
output pins to a voltage between 1.62V and
2.1V. This bias function is in accordance with
IEEE BTL Standard 1194.1. If live insertion is
not a requirement, the BIAS V pin should be
tied to a V
CC
pin.
The LOGIC GND and BUS GND pins are
isolated inside the package to minimize noise
coupling between the BTL and TTL sides.
These pins should be tied to a common
ground external to the package.
Each BTL driver has an associated BUS
GND pin that acts as a signal return path and
these BUS GND pins are internally isolated
from each other. In the event of a ground
return fault, a “hard” signal failure occurs
instead of a pattern dependent error that may
be infrequent and impossible to troubleshoot.
As with any high power device, thermal
considerations are critical. It is
recommended that airflow (300Ifpm)
and/or thermal mounting be used to
ensure proper junction temperature.
PACKAGE THERMAL CHARACTERISTICS
PARAMETER
θ
ja
θ
ja
θ
jc
CONDITION
52-PIN PLASTIC QFP
80
°
C/W
58
°
C/W
20
°
C/W
Still air
300 Linear feet per minute air flow
Thermally mounted on one side to heat sink
PIN DESCRIPTION
SYMBOL
A0 – A8
PIN NUMBER
50, 52, 2, 4, 6, 8, 10, 12, 14
40, 38, 36, 34, 32,
30, 28, 26, 24
46
45
47
25, 27, 29, 31, 33,
35, 37, 39, 41
51, 1, 3, 5, 7, 9, 11, 13
23, 43, 49
48
17
19
20
15
18
16
42
44
22
21
TYPE
I/O
NAME AND FUNCTION
BiCMOS data inputs/3-State outputs (TTL)
B0 – B8
I/O
Data inputs/Open Collector outputs, High current drive (BTL)
OEB0
OEB1
OEA
Input
Input
Input
Enables the B outputs when High
Enables the B outputs when Low
Enables the A outputs when High
BUS GND
GND
Bus ground (0V)
LOGIC GND
V
CC
BIAS V
BG V
CC
BG GND
SEL0
SEL1
LCAB
LCBA
TMS
TCK
TDI
TDO
GND
Power
Power
Power
GND
Input
Input
Input
Input
Input
Input
Input
Output
Logic ground (0V)
Positive supply voltage
Live insertion pre-bias pin
Band Gap threshold voltage reference
Band Gap threshold voltage reference ground
Mode select
Mode select
A to B clock/latch enable (transparent latch when Low)
B to A clock/latch enable (transparent latch when Low)
Test Mode Select (optional, if not implemented then no connect)
Test Clock (optional, if not implemented then no connect)
Test Data In (optional, if not implemented then no connect)
Test Data Out (optional, if not implemented then shorted to TDI)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FB2031BB | 9-bit latched/registered/pass-thru Futurebus transceiver |
| FB2033 | 8-bit latched/registered/pass-thru Futurebus universal interface transceiver |
| FB2033BB | 8-bit latched/registered/pass-thru Futurebus universal interface transceiver |
| FB2040A | 8-bit Futurebus transceiver |
| FB2040BB | 8-bit Futurebus transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FB2031BB | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:9-bit latched/registered/pass-thru Futurebus transceiver |
| FB2031BB-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:9-Bit Bus Transceiver |
| FB2031IBB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:9-Bit Bus Transceiver |
| FB2032H2 | 制造商:Rayovac 功能描述:FB Series 15.9 x 25.4 x 10.8 mm 3 V 390 mAh Encapsulated Lithium Coin Cell |
| FB2032H2-BA | 制造商:Rayovac 功能描述:LITHIUM BATTERY 6V 制造商:Rayovac 功能描述:FB Series 15.9 x 25.4 x 10.8 mm 3 V 390 mAh Encapsulated Lithium Coin Cell 制造商:Rayovac 功能描述:LITHIUM BATTERY, 3V; Battery Capacity:390mAh; Battery Voltage:3V; Battery Technology:Lithium; Battery Terminals:Pins; External Height:10.8mm; External Width:25.4mm; External Depth:25.4mm; Weight:11.9g |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。