1-4 Revision 10 Table 1-1 describes the possible connections of the routed clock networks, CLKA and CLKB." />
參數(shù)資料
型號(hào): EX64-FTQG64
廠商: Microsemi SoC
文件頁(yè)數(shù): 47/48頁(yè)
文件大?。?/td> 0K
描述: IC FPGA ANTIFUSE 3K 64-TQFP
標(biāo)準(zhǔn)包裝: 160
系列: EX
邏輯元件/單元數(shù): 128
輸入/輸出數(shù): 41
門(mén)數(shù): 3000
電源電壓: 2.3 V ~ 2.7 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 70°C
封裝/外殼: 64-LQFP
供應(yīng)商設(shè)備封裝: 64-TQFP(10x10)
eX FPGA Architecture and Characteristics
1-4
Revision 10
Table 1-1 describes the possible connections of the routed clock networks, CLKA and CLKB.
Unused clock pins must not be left floating and must be tied to HIGH or LOW.
Figure 1-5 eX HCLK Clock Pad
Figure 1-6 eX Routed Clock Buffer
Table 1-1 Connections of Routed Clock Networks, CLKA and CLKB
Module
Pins
C-Cell
A0, A1, B0 and B1
R-Cell
CLKA, CLKB, S0, S1, PSET, and CLR
I/O-Cell
EN
Constant Load
Clock Network
HCLKBUF
Clock Network
From Internal Logic
CLKBUF
CLKBUFI
CLKINT
CLKINTI
相關(guān)PDF資料
PDF描述
EX64-FTQ64 IC FPGA ANTIFUSE 3K 64-TQFP
AGL030V2-QNG68I IC FPGA 1KB FLASH 30K 68-QFN
AGLN030V2-ZQNG68I IC FPGA NANO 1KB 30K 68-QFN
AGLN020V2-CSG81I IC FPGA NANO 1KB 20K 81-CSP
AGLN030V2-ZUCG81 IC FPGA NANO 1KB 30K 81-UCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EX64-PCS100 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:eX Automotive Family FPGAs
EX64-PCS100A 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:eX Family FPGAs
EX64-PCS100I 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:eX Family FPGAs
EX64-PCS100PP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:eX Family FPGAs
EX64-PCS128 制造商:未知廠家 制造商全稱:未知廠家 功能描述:eX Family FPGAs