- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4538 > EX64-FTQG64 (Microsemi SoC)IC FPGA ANTIFUSE 3K 64-TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | EX64-FTQG64 |
| 廠商： | Microsemi SoC |
| 文件頁(yè)數(shù)： | 2/48頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA ANTIFUSE 3K 64-TQFP |
| 標(biāo)準(zhǔn)包裝： | 160 |
| 系列： | EX |
| 邏輯元件/單元數(shù)： | 128 |
| 輸入/輸出數(shù)： | 41 |
| 門數(shù)： | 3000 |
| 電源電壓： | 2.3 V ~ 2.7 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | 0°C ~ 70°C |
| 封裝/外殼： | 64-LQFP |
| 供應(yīng)商設(shè)備封裝： | 64-TQFP（10x10） |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)
eX FPGA Architecture and Characteristics
1-6
Revision 10
Table 1-2 describes the I/O features of eX devices. For more information on I/Os, refer to Microsemi eX,
SX-A, and RT54SX-S I/Os application note.
The eX family supports mixed-voltage operation and is designed to tolerate 5.0 V inputs in each case.
A detailed description of the I/O pins in eX devices can be found in "Pin Description" on page 1-31.
Hot-Swapping
eX I/Os are configured to be hot-swappable. During power-up/down (or partial up/down), all I/Os are
tristated, provided VCCA ramps up within a diode drop of VCCI. VCCA and VCCI do not have to be stable.
during power-up/down, and they do not require a specific power-up or power-down sequence in order to
avoid damage to the eX devices. In addition, all outputs can be programmed to have a weak resistor pull-
up or pull-down for output tristate at power-up. After the eX device is plugged into an electrically active
system, the device will not degrade the reliability of or cause damage to the host system. The device's
output pins are driven to a high impedance state until normal chip operating conditions are reached.
Please see the application note, Microsemi SX-A and RT54SX-S Devices in Hot-Swap and Cold-Sparing
Applications, which also applies to the eX devices, for more information on hot swapping.
Power Requirements
Power consumption is extremely low for the eX family due to the low capacitance of the antifuse
interconnects. The antifuse architecture does not require active circuitry to hold a charge (as do SRAM or
EPROM), making it the lowest-power FPGA architecture available today.
Low Power Mode
The eX family has been designed with a Low Power Mode. This feature, activated with setting the special
LP pin to HIGH for a period longer than 800 ns, is particularly useful for battery-operated systems where
battery life is a primary concern. In this mode, the core of the device is turned off and the device
consumes minimal power with low standby current. In addition, all input buffers are turned off, and all
outputs and bidirectional buffers are tristated when the device enters this mode. Since the core of the
device is turned off, the states of the registers are lost. The device must be re-initialized when returning
to normal operating mode. I/Os can be driven during LP mode. For details, refer to the Design for Low
Power in Microsemi Antifuse FPGAs application note under the section Using the LP Mode Pin on eX
Devices. Clock pins should be driven either HIGH or LOW and should not float; otherwise, they will draw
current and burn power. The device must be re-initialized when exiting LP mode.
Table 1-2 I/O Features
Function
Description
Input
Buffer
Threshold
Selection
5.0V TTL
3.3V LVTTL
2.5V LVCMOS2
Nominal Output Drive
5.0V TTL/CMOS
3.3V LVTTL
2.5V LVCMOS 2
Output Buffer
“Hot-Swap” Capability
I/O on an unpowered device does not sink current
Can be used for “cold sparing”
Selectable on an individual I/O basis
Individually selectable low-slew option
Power-Up
Individually selectable pull ups and pull downs during power-up (default is to power up in
tristate)
Enables deterministic power-up of device
VCCA and VCCI can be powered in any order
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EX64-FTQ64 | IC FPGA ANTIFUSE 3K 64-TQFP |
| AGL030V2-QNG68I | IC FPGA 1KB FLASH 30K 68-QFN |
| AGLN030V2-ZQNG68I | IC FPGA NANO 1KB 30K 68-QFN |
| AGLN020V2-CSG81I | IC FPGA NANO 1KB 20K 81-CSP |
| AGLN030V2-ZUCG81 | IC FPGA NANO 1KB 30K 81-UCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EX64-PCS100 | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:eX Automotive Family FPGAs |
| EX64-PCS100A | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:eX Family FPGAs |
| EX64-PCS100I | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:eX Family FPGAs |
| EX64-PCS100PP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:eX Family FPGAs |
| EX64-PCS128 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:eX Family FPGAs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。