Revision 10 1-13 Design Considerations The TDI, TCK, TDO, PRA, and PRB pins should not be used as input or bidirectional ports. Si" />
參數(shù)資料
型號(hào)： EX128-FTQ64
廠商： Microsemi SoC
文件頁數(shù)： 9/48頁
文件大?。?/td> 0K
描述： IC FPGA ANTIFUSE 6K 64-TQFP
標(biāo)準(zhǔn)包裝： 160
系列： EX
邏輯元件/單元數(shù)： 256
輸入/輸出數(shù)： 46
門數(shù)： 6000
電源電壓： 2.3 V ~ 2.7 V
安裝類型： 表面貼裝
工作溫度： 0°C ~ 70°C
封裝/外殼： 64-LQFP
供應(yīng)商設(shè)備封裝： 64-TQFP（10x10）
eX Family FPGAs
Revision 10
1-13
Design Considerations
The TDI, TCK, TDO, PRA, and PRB pins should not be used as input or bidirectional ports. Since these
pins are active during probing, critical signals input through these pins are not available while probing. In
addition, the Security Fuse should not be programmed because doing so disables the probe circuitry. It is
recommended to use a series 70
termination resistor on every probe connector (TDI, TCK, TMS, TDO,
PRA, PRB). The 70
series termination is used to prevent data transmission corruption during probing
and reading back the checksum.
Development Tool Support
The eX family of FPGAs is fully supported by both Libero Integrated Design Environment and Designer
FPGA Development software. Libero IDE is a design management environment that streamlines the
design flow. Libero IDE provides an integrated design manager that seamlessly integrates design tools
while guiding the user through the design flow, managing all design and log files, and passing necessary
design data among tools. Additionally, Libero IDE allows users to integrate both schematic and HDL
synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes
Synplify for Microsemi from Synplicity, ViewDraw for Microsemi from Mentor Graphics, ModelSim
HDL Simulator from Mentor Graphics, WaveFormer Lite from SynaptiCAD, and Designer software
from Microsemi. Refer to the Libero IDE flow (located on Microsemi SoC Product Group’s website)
diagram for more information.
Table 1-8 Device Configuration Options for Probe Capability (TRST pin reserved)
JTAG Mode
TRST1
Security Fuse
Programmed
PRA, PRB2
TDI, TCK, TDO2
Dedicated
LOW
No
User I/O3
Probing Unavailable
Flexible
LOW
No
User I/O3
Dedicated
HIGH
No
Probe Circuit Outputs
Probe Circuit Inputs
Flexible
HIGH
No
Probe Circuit Outputs
Probe Circuit Inputs
–
Yes
Probe Circuit Secured
Notes:
1. If TRST pin is not reserved, the device behaves according to TRST = HIGH in the table.
2. Avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during
probing, input signals will not pass through these pins and may cause contention.
3. If no user signal is assigned to these pins, they will behave as unused I/Os in this mode. Unused pins are automatically
tristated by Microsemi Designer software.
Figure 1-13 Silicon Explorer II Probe Setup
Serial
Connection
Additional 16 Channels
(Logic Analyzer)
Silicon Explorer II
TDI
TCK
TMS
16 Pin
Connection
22 Pin
Connection
PRA
PRB
TDO
eX FPGAs
相關(guān)PDF資料
PDF描述
ACM44DRXS CONN EDGECARD 88POS DIP .156 SLD
A3P250-1QNG132I IC FPGA 1KB FLASH 250K 132-QFN
A3P060-2TQG144 IC FPGA 1KB FLASH 60K 144-TQFP
A3P060-2TQ144 IC FPGA 1KB FLASH 60K 144-TQFP
ABM44DRXS CONN EDGECARD 88POS DIP .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EX128-FTQ64I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:eX Family FPGAs
EX128-FTQ64PP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:eX Family FPGAs
EX128-FTQG100 功能描述:IC FPGA ANTIFUSE 6K 100-TQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:EX 標(biāo)準(zhǔn)包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計(jì):- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA，CSBGA 供應(yīng)商設(shè)備封裝:289-CSP（14x14）
EX128-FTQG100A 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:eX Family FPGAs
EX128-FTQG100I 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:eX Family FPGAs
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*