- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16544 > EVAL-ADF4113HVEB1Z (Analog Devices Inc)BOARD EVALUATION FOR ADF4113HV PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADF4113HVEB1Z |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 7/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR ADF4113HV |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 計(jì)時(shí)，頻率合成器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADF4113HV |
| 主要屬性： | 單路整數(shù)-N PLL |
| 次要屬性： | 4GHz 高壓充電泵 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | ADF4113BCPZ-ND - IC PLL FREQ SYNTHESIZER 20-LFCSP ADF4113BCPZ-RL7-ND - IC PLL FREQ SYNTHESIZER 20-LFCSP ADF4113BCPZ-RL-ND - IC PLL FREQ SYNTHESIZER 20-LFCSP ADF4113HVBRUZ-RL7-ND - IC CHARGE PUMP HV SYNTH 16-TSSOP ADF4113HVBRUZ-RL-ND - IC CHARGE PUMP HV SYNTH 16-TSSOP ADF4113HVBCPZ-RL7-ND - IC CHARGE PUMP HV SYNTH 20-LFCSP ADF4113HVBCPZ-RL-ND - IC CHARGE PUMP HV SYNTH 20-LFCSP ADF4113HVBRUZ-ND - IC CHARGE PUMP HV SYNTH 16-TSSOP ADF4113HVBCPZ-ND - IC CHARGE PUMP HV SYNTH 20-LFCSP ADF4113BRUZ-REEL7TR-ND - IC SYNTHESZR FREQ PLL RF 16TSSOP 更多... |
Data Sheet
ADF4113HV
Rev. B | Page 15 of 20
APPLICATIONS
ADF4113HV
2.7k
VCO
GND
18
100pF
18
18
RFOUT
FREFIN
51
100pF
RFINA
RFINB
RSET
REFIN
CP
CE
CLK
DATA
LE
SPI-COMPATIBLE SERIAL BUS
MUXOUT
LOCK
DETECT
INPUT OUTPUT
2
14
6
5
1
8
LOOP
FILTER
NOTES
1. POWER SUPPLY CONNECTIONS AND DECOUPLING
CAPACITORS ARE OMITTED FOR CLARITY.
AD5320
12-BIT
V-OUT DAC
06223-
023
Figure 23. Driving the RSET Pin with a Digital-to-Analog Converter
USING A DIGITIAL-TO-ANALOG CONVERTER TO
DRIVE THE RSET PIN
A digital-to-analog converter (DAC) can be used to drive the
RSET pin of the ADF4113HV, thus increasing the level of control
over the charge pump current (ICP). This can be advantageous in
wideband applications where the sensitivity of the VCO varies
over the tuning range. To compensate for this, ICP can be varied
to maintain good phase margin and ensure loop stability. See
Figure 23 for this configuration.
INTERFACING
The ADF4113HV has a simple SPI-compatible serial interface
for writing to the device. CLK, DATA, and LE control the data
transfer. When latch enable (LE) goes high, the 24 bits that have
been clocked into the input register on each rising edge of CLK
are transferred to the appropriate latch. See Figure 2 for the
timing diagram and Table 6 for the latch truth table.
The maximum allowable serial clock rate is 20 MHz. This
means that the maximum update rate possible for the device
is 833 kHz, or one update every 1.2 s. This rate is more than
adequate for systems that have typical lock times in the
hundreds of microseconds.
ADuC812 Interface
Figure 24 shows the interface between the ADF4113HV and the
ADuC812 MicroConverter. Because the ADuC812 is based on
an 8051 core, this interface can be used with any 8051-based
microcontroller. The MicroConverter is set up for SPI master
mode with CPHA = 0. To initiate the operation, the I/O port
driving LE is brought low. Each latch of the ADF4113HV needs
a 24-bit word. This is accomplished by writing three 8-bit bytes
from the MicroConverter to the device. When the third byte
has been written, the LE input should be brought high to
complete the transfer.
I/O port lines on the ADuC812 are also used to control power-
down (CE input), and to detect lock (MUXOUT configured as
lock detect and polled by the port input).
When the ADuC812 is operating in the SPI master mode, the
maximum SCLOCK rate of the ADuC812 is 4 MHz. This
means that the maximum rate at which the output frequency
can be changed is 166 kHz.
SCLOCK
MOSI
I/O PORTS
ADuC812
CLK
DATA
LE
CE
MUXOUT
(LOCK DETECT)
ADF4113HV
06223-
024
Figure 24. ADuC812 to ADF4113HV Interface
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5504970-1 | CABLE ASSEM FIBER SC-SC 1 METER |
| ECE-T2WP561EA | CAP ALUM 560UF 450V 20% SNAP |
| EMM12DRUH | CONN EDGECARD 24POS DIP .156 SLD |
| 0192700040 | 1-1/2 INCH BCT BLACK 100/12" PKG |
| EVAL-ADF4193EBZ1 | BOARD EVALUATION EB1 FOR ADF4193 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADF4118EB1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:WCDMA Evaluation Board For PLL Frequency Synthesizer |
| EVAL-ADF4118EBZ1 | 功能描述:BOARD EVAL FOR ADF4118 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-ADF4118EBZ11 | 制造商:AD 制造商全稱:Analog Devices 功能描述:RF PLL Frequency Synthesizers |
| EVAL-ADF411XEB1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Evaluation Board For PLL Frequency Synthesizer |
| EVAL-ADF411XEBZ1 | 功能描述:BOARD EVAL FOR ADF411X NO CHIP RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。