- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16544 > EVAL-ADF4113HVEB1Z (Analog Devices Inc)BOARD EVALUATION FOR ADF4113HV PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADF4113HVEB1Z |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 17/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR ADF4113HV |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 計時，頻率合成器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADF4113HV |
| 主要屬性： | 單路整數(shù)-N PLL |
| 次要屬性： | 4GHz 高壓充電泵 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | ADF4113BCPZ-ND - IC PLL FREQ SYNTHESIZER 20-LFCSP ADF4113BCPZ-RL7-ND - IC PLL FREQ SYNTHESIZER 20-LFCSP ADF4113BCPZ-RL-ND - IC PLL FREQ SYNTHESIZER 20-LFCSP ADF4113HVBRUZ-RL7-ND - IC CHARGE PUMP HV SYNTH 16-TSSOP ADF4113HVBRUZ-RL-ND - IC CHARGE PUMP HV SYNTH 16-TSSOP ADF4113HVBCPZ-RL7-ND - IC CHARGE PUMP HV SYNTH 20-LFCSP ADF4113HVBCPZ-RL-ND - IC CHARGE PUMP HV SYNTH 20-LFCSP ADF4113HVBRUZ-ND - IC CHARGE PUMP HV SYNTH 16-TSSOP ADF4113HVBCPZ-ND - IC CHARGE PUMP HV SYNTH 20-LFCSP ADF4113BRUZ-REEL7TR-ND - IC SYNTHESZR FREQ PLL RF 16TSSOP 更多... |
ADF4113HV
Data Sheet
Rev. B | Page 6 of 20
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
1
2
3
4
5
6
7
8
CP
CPGND
AGND
AVDD
RFINA
RFINB
RSET
REFIN
16
15
14
13
12
11
10
9
DVDD
MUXOUT
LE
CE
DGND
CLK
DATA
VP
ADF4113HV
TOP VIEW
(Not to Scale)
0
62
23
-00
3
Figure 3. TSSOP Pin Configuration
0
622
3-
00
4
AGND
RFINB
RFINA
DATA
LE
MUXOUT
CLK
CE
A
V
D
A
V
D
R
E
F
IN
D
G
N
D
G
N
D
V
P
R
S
E
T
C
P
D
V
D
V
D
NOTES
1. THE EXPOSED PAD MUST BE CONNECTED TO AGND.
14
13
12
1
3
4
15
11
CPGND
2
5
7
6
8
9
1
0
1
9
2
0
1
8
1
7
1
6
ADF4113HV
TOP VIEW
(Not to Scale)
Figure 4. LFCSP Pin Configuration
Table 5. Pin Function Descriptions
TSSOP
Pin No.
LFCSP
Pin No.
Mnemonic
Description
1
19
RSET
Connecting a resistor between this pin and CPGND sets the maximum charge pump output current.
The nominal voltage potential at the RSET pin is 0.56 V for the ADF4113HV. The relationship between
ICP and RSET is ICPmax = 3/RSET. Therefore, with RSET = 4.7 kΩ, ICPmax = 640 μA.
2
20
CP
Charge Pump Output. When enabled, this pin provides ±ICP to the external loop filter; in turn, this
drives the external VCO.
3
1
CPGND
Charge Pump Ground. CPGND is the ground return path for the charge pump.
4
2, 3
AGND
Analog Ground. This is the ground return path of the prescaler.
5
4
RFINB
Complementary Input to the RF Prescaler. This point should be decoupled to the ground plane with
a small bypass capacitor, typically 100 pF.
6
5
RFINA
Input to the RF Prescaler. This small-signal input is ac-coupled from the VCO.
7
6, 7
AVDD
Analog Power Supply. The power supply can range from 2.7 V to 5.5 V. Decoupling capacitors to the
analog ground plane should be placed as close as possible to this pin. AVDD must be the same value
as DVDD.
8
REFIN
Reference Input. This pin is a CMOS input with a nominal threshold of VDD/2, and an equivalent
input resistance of 100 kΩ. This input can be driven from a TTL or CMOS crystal oscillator, or can be
ac-coupled.
9
9, 10
DGND
Digital Ground.
10
11
CE
Chip Enable. A Logic low on this pin powers down the device and puts the charge pump output
into three-state mode. Taking the pin high powers up the device depending on the status of the
Power-Down Bit PD1.
11
12
CLK
Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is
latched into the 24-bit shift register on the CLK rising edge. This input is a high impedance CMOS
input.
12
13
DATA
Serial Data Input. The serial data is loaded MSB first with the two LSBs being the control bits. This
input is a high impedance CMOS input.
13
14
LE
Load Enable, CMOS Input. When LE goes high, the data stored in the shift registers is loaded into
one of the four latches; the latch is selected using the control bits.
14
15
MUXOUT
Multiplexer Output. This multiplexer output allows either the lock detect, the scaled RF, or the
scaled reference frequency to be externally accessed.
15
16, 17
DVDD
Digital Power Supply. This can range from 2.7 V to 5.5 V. Decoupling capacitors to the digital ground
plane (1μF, 1nF) should be placed as close as possible to this pin. For best performance, the 1 μF
capacitor should be placed within 2 mm of the pin. The placing of the 1nF capacitor is less critical
but should still be within 5 mm of the pin. DVDD must have the same value as AVDD.
16
18
VP
Charge Pump Power Supply. VP can range from 13.5 V to 16.5 V and should be decoupled
appropriately.
N/A
21
EPAD
Exposed Pad. The exposed pad must be connected to AGND.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5504970-1 | CABLE ASSEM FIBER SC-SC 1 METER |
| ECE-T2WP561EA | CAP ALUM 560UF 450V 20% SNAP |
| EMM12DRUH | CONN EDGECARD 24POS DIP .156 SLD |
| 0192700040 | 1-1/2 INCH BCT BLACK 100/12" PKG |
| EVAL-ADF4193EBZ1 | BOARD EVALUATION EB1 FOR ADF4193 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADF4118EB1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:WCDMA Evaluation Board For PLL Frequency Synthesizer |
| EVAL-ADF4118EBZ1 | 功能描述:BOARD EVAL FOR ADF4118 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-ADF4118EBZ11 | 制造商:AD 制造商全稱:Analog Devices 功能描述:RF PLL Frequency Synthesizers |
| EVAL-ADF411XEB1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Evaluation Board For PLL Frequency Synthesizer |
| EVAL-ADF411XEBZ1 | 功能描述:BOARD EVAL FOR ADF411X NO CHIP RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。