- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16594 > EVAL-ADCMP573BCPZ (Analog Devices Inc)BOARD EVALUATION ADCMP573BCP PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADCMP573BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 5/16頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION ADCMP573BCP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 接口，比較器 |
| 已用 IC / 零件： | ADCMP573 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | ADCMP573BCPZ-R2DKR-ND - IC COMPARATOR PECL 3.3-5 16LFCSP ADCMP573BCPZ-WP-ND - IC COMPARATOR PECL 3.3-5 16LFCSP ADCMP573BCPZ-RL7-ND - IC COMPARATOR PECL 3.3-5 16LFCSP ADCMP573BCPZ-R2CT-ND - IC COMPARATOR PECL 3.3-5 16LFCSP ADCMP573BCPZ-R2TR-ND - IC COMPARATOR PECL 3.3-5 16LFCSP |
ADCMP572/ADCMP573
Rev. A | Page 13 of 16
TIMING INFORMATION
Figure 29 illustrates the ADCMP572/ADCMP573 compare and latch timing relationships. Table 4 provides definitions of the terms
shown in the figure.
50%
VN ± VOS
50%
DIFFERENTIAL
INPUT VOLTAGE
LATCH ENABLE
Q OUTPUT
LATCH ENABLE
tH
tPDL
tPDH
tPLOH
tPLOL
tR
tF
VIN
VOD
tS
tPL
04409-003
Figure 29. System Timing Diagram
Table 4. Timing Descriptions
Symbol
Timing
Description
tPDH
Input to output high delay
Propagation delay measured from the time the input signal crosses the reference (± the
input offset voltage) to the 50% point of an output low-to-high transition.
tPDL
Input to output low delay
Propagation delay measured from the time the input signal crosses the reference (± the
input offset voltage) to the 50% point of an output high-to-low transition.
tPLOH
Latch enable to output high delay
Propagation delay measured from the 50% point of the latch enable signal low-to-high
transition to the 50% point of an output low-to-high transition.
tPLOL
Latch enable to output low delay
Propagation delay measured from the 50% point of the latch enable signal low-to-high
transition to the 50% point of an output high-to-low transition.
tH
Minimum hold time
Minimum time after the negative transition of the latch enable signal that the input
signal must remain unchanged to be acquired and held at the outputs.
tPL
Minimum latch enable pulse width
Minimum time that the latch enable signal must be high to acquire an input signal
change.
tS
Minimum setup time
Minimum time before the negative transition of the latch enable signal that an input
signal change must be present to be acquired and held at the outputs.
tR
Output rise time
Amount of time required to transition from a low to a high output as measured at the
20% and 80% points.
tF
Output fall time
Amount of time required to transition from a high to a low output as measured at the
20% and 80% points.
VOD
Voltage overdrive
Difference between the input voltages VA and VB.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 84728-1002 | CABLE PLUG USB B-PIGTAIL 1.5M |
| SDS850R-153M | INDUCTOR PWR SHIELDED 15UH SMD |
| VI-B6R-EX | CONVERTER MOD DC/DC 7.5V 75W |
| A3BBH-4006G | IDC CABLE - ASR40H/AE40G/ASR40H |
| EVAL-AD5110SDZ | BOARD EVAL FOR AD5110 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADCMP580BCP | 制造商:Analog Devices 功能描述:EVAL BOARD-DUAL SUPPLY, CML ON XFCB3.0 - Bulk |
| EVAL-ADCMP580BCPZ | 功能描述:BOARD EVAL FOR ADCMP580BCP RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-ADCMP581BCP | 制造商:Analog Devices 功能描述:EVAL BOARD-DUAL SUPPLY, ECL ON XFCB3.0 - Bulk |
| EVAL-ADCMP581BCPZ | 功能描述:BOARD EVALUATION ADCMP581BCP RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-ADCMP582BCP | 制造商:Analog Devices 功能描述:EVAL BOARD-DUAL SUPPLY, PECL ON XFCB3.0 - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。