參數(shù)資料
型號(hào): EVAL-AD977CB
廠商: Analog Devices Inc
文件頁(yè)數(shù): 3/24頁(yè)
文件大?。?/td> 0K
描述: BOARD EVAL FOR AD977
標(biāo)準(zhǔn)包裝: 1
ADC 的數(shù)量: 1
位數(shù): 16
采樣率(每秒): 100k
數(shù)據(jù)接口: 串行
輸入范圍: ±10 V
在以下條件下的電源(標(biāo)準(zhǔn)): 100mW @ 100kSPS
工作溫度: -40°C ~ 85°C
已用 IC / 零件: AD977
已供物品:
相關(guān)產(chǎn)品: AD977CRSZ-ND - IC ADC 16BIT SRL 100KSPS 28SSOP
AD977BRZ-ND - IC ADC 16BIT 100KSPS 20SOIC
AD977BRSZ-ND - IC ADC 16BIT 100KSPS 28SSOP
AD977BNZ-ND - IC ADC 16BIT 100KSPS 20DIP
AD977ARSZ-ND - IC ADC 16BIT 100KSPS 28SSOP
AD977ACRZ-ND - IC ADC 16BIT 200KSPS 20SOIC
AD977ACRSZ-ND - IC ADC 16BIT 200KSPS 28SSOP
AD977ABNZ-ND - IC ADC 16BIT 200KSPS 20DIP
AD977ACNZ-ND - IC ADC 16BIT 200KSPS 20DIP
AD977AANZ-ND - IC ADC 16BIT 200KSPS 20DIP
更多...
AD977/AD977A
–11–
REV. D
EXTERNAL DISCONTINUOUS CLOCK DATA READ
DURING CONVERSION WITH SYNC OUTPUT
GENERATED
Figure 7 illustrates the method by which data from conversion
“n-1” can be read during conversion “n” while using a discon-
tinuous external clock, with the generation of a SYNC output.
What permits the generation of a SYNC output is a transition of
DATACLK while either
CS is High or while both CS and R/C
are low. In Figure 7 a conversion is initiated by taking R/
C low
with
CS tied low. While this condition exists a transition of
DATACLK, clock pulse #0, will enable the generation of a
SYNC pulse. Less then 83 ns after R/
C is taken low the BUSY
output will go low to indicate that the conversion process has
began. Figure 7 shows R/
C then going high and after a delay of
greater than 15 ns (t15) clock pulse #1 can be taken high to
request the SYNC output. The SYNC output will appear
approximately 40 ns after this rising edge and will be valid on
the falling edge of clock pulse #1 and the rising edge of clock
pulse #2. The MSB will be valid approximately 40 ns after the
rising edge of clock pulse #2 and can be latched off either the
falling edge of clock pulse #2 or the rising edge of clock pulse
#3. The LSB will be valid on the falling edge of clock pulse #17
and the rising edge of clock pulse #18. Approximately 40 ns
after the rising edge of clock pulse #18, the DATA output
pin will reflect the state of the TAG input pin during the
rising edge of clock pulse #2.
BUSY
R/C
EXT
DATACLK
t13
BIT 15
(MSB)
BIT 14
12
DATA
SYNC
t14
t12
0
3
17
18
t2
t17
BIT 0
(LSB)
TAG 0
TAG 1
TAG 0
TAG 1
TAG 2
TAG 16
TAG 17
TAG 18
t18
TAG 19
TAG
TAG 2
4
t15
t12
t18
t24
t23
Figure 6. Conversion and Read Timing Using An External Discontinuous Data Clock (EXT/
INT Set to Logic High, CS Set
to Logic Low)
BUSY
R/C
EXT
DATACLK
t13
t15
BIT 15
(MSB)
BIT 14
12
DATA
SYNC
t14
t12
0
318
t1
t12
BIT 0
(LSB)
TAG 0
t22
t15
t
20
t2
t17
t18
Figure 7. Conversion and Read Timing for Reading Previous Conversion Results During a Conversion Using External
Discontinuous Data Clock (EXT/
INT Set to Logic High, CS Set to Logic Low)
相關(guān)PDF資料
PDF描述
CDB5529 EVAL BOARD FOR CS5529
VE-J1F-EY CONVERTER MOD DC/DC 72V 50W
GCM22DSXH CONN EDGECARD 44POS DIP .156 SLD
CDB5368 BOARD EVAL FOR CS5368 192KHZ ADC
VE-J1B-EY CONVERTER MOD DC/DC 95V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD9830EBZ 功能描述:BOARD EVALUATION AD9830 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
EVAL-AD9831EB 制造商:Analog Devices 功能描述:
EVAL-AD9831EBZ 功能描述:BOARD EVALUATION AD9831 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
EVAL-AD9832EB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk 制造商:Analog Devices 功能描述:AD9832 EVAL BOARD
EVAL-AD9832SDZ 功能描述:BOARD EVAL FOR AD9832 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081