- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17048 > EVAL-AD7944EBZ (Analog Devices Inc)BOARD EVAL FOR AD7944 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7944EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 10/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD7944 |
| 標準包裝： | 1 |
| 系列： | PulSAR® |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 2.5M |
| 數(shù)據(jù)接口： | SPI?、QSPI?、MICROWIRE? 和 DSP |
| 輸入范圍： | 0 ~ 5 V |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7944 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD7944
Rev. A | Page 18 of 28
DATA READING OPTIONS
There are three different data reading options for the AD7944.
There is the option to read during conversion, to split the read
across acquisition and conversion (see Figure 28 and Figure 29),
and, in normal mode, to read during acquisition. The desired
SCK frequency largely determines the reading option to use.
Reading During Conversion, Fast Host (Turbo or
Normal Mode)
When reading during conversion (n), conversion results are for
the previous (n 1) conversion. Reading should occur only up
to tDATA and, because this time is limited, the host must use a
fast SCK.
The required SCK frequency is calculated by
DATA
SCK
t
Edges
SCK
Number
f
_
≥
To determine the minimum SCK frequency, follow these
examples to read data from conversion (n 1).
For turbo mode (2.5 MSPS)
Number_SCK_Edges = 14; tDATA = 190 ns
fSCK = 14/190 ns = 73.7 MHz
For normal mode (2.0 MSPS)
Number_SCK_Edges = 14; tDATA = 290 ns
fSCK = 14/290 ns = 48.3 MHz
The time between tDATA and tCONV is an I/O quiet time during
which digital activity should not occur, or sensitive bit decisions
may be corrupted.
Split Reading, Any Speed Host (Turbo or Normal Mode)
To allow for a slower SCK, there is the option of a split read,
where data access starts at the current acquisition (n) and spans
into the conversion (n). Conversion results are for the previous
(n 1) conversion.
Similar to reading during conversion, split reading should
occur only up to tDATA. For the maximum throughput, the
only time restriction is that split reading take place during the
tACQ (minimum) + (tDATA tQUIET) time. The time between the
falling edge of SCK and CNV rising is an acquisition quiet
time, tQUIET.
To determine how to split the read for a particular SCK frequency,
follow these examples to read data from conversion (n 1).
For turbo mode (2.5 MSPS)
fSCK = 50 MHz; tDATA = 190 ns
Number_SCK_Edges = 50 MHz × 190 ns = 9.5
Nine bits are read during conversion (n), and five bits are read
during acquisition (n).
For normal mode (2.0 MSPS)
fSCK = 40 MHz; tDATA = 290 ns
Number_SCK_Edges = 40 MHz × 290 ns = 11.6
Eleven bits are read during conversion (n), and three bits are
read during acquisition (n).
For slow throughputs, the time restriction is dictated by the
throughput required by the user; the host is free to run at any
speed. Similar to reading during acquisition, data access for
slow hosts must take place during the acquisition phase with
additional time into the conversion.
Note that data access spanning conversion requires the CNV
pin to be driven high to initiate a new conversion, and data
access is not allowed when CNV is high. Thus, the host must
perform two bursts of data access when using this method.
Reading During Acquisition, Any Speed Host (Turbo or
Normal Mode)
When reading during acquisition (n), conversion results are
for the previous (n 1) conversion. Maximum throughput is
achievable in normal mode (2.0 MSPS); however, in turbo
mode, 2.5 MSPS throughput is not achievable.
For the maximum throughput, the only time restriction is that
reading take place during the tACQ (minimum) time. For slow
throughputs, the time restriction is dictated by the throughput
required by the user; the host is free to run at any speed. Thus,
for slow hosts, data access must take place during the acquisi-
tion phase.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RBC19DRYH-S13 | CONN EDGECARD 38POS .100 EXTEND |
| RCC18DRES-S13 | CONN EDGECARD 36POS .100 EXTEND |
| ADR444ARMZ-REEL7 | IC VREF SERIES PREC 4.096V 8MSOP |
| GEC31DRYI-S13 | CONN EDGECARD 62POS .100 EXTEND |
| ADR443ARMZ-REEL7 | IC VREF SERIES PREC 3V 8-MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7946CBZ | 功能描述:BOARD EVALUATION FOR AD7946 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7946SDZ | 功能描述:BOARD EVAL FOR AD7946 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7949CBZ | 制造商:Analog Devices 功能描述:EVAL BOARD 8 CH 250KSPS 14BIT ADC IC. - Bulk |
| EVAL-AD7949EDZ | 功能描述:BOARD EVAL AD7949 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7951EDZ | 功能描述:BOARD EVAL FOR AD7951 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。