參數(shù)資料
型號(hào)： EVAL-AD7715-3EB
廠商： Analog Devices, Inc.
英文描述： 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC
中文描述： 3伏/ 5伏，450微安16位Σ-Δ模數(shù)轉(zhuǎn)換器
文件頁(yè)數(shù)： 11/31頁(yè)
文件大?。?/td> 474K
代理商： EVAL-AD7715-3EB
AD7715
–11–
REV. C
Table IV. Output Update Rates
CLK*
FS1
FS0
Output Update Rate
–3dB Filter Cutoff
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
20Hz
25Hz
100Hz
200Hz
50Hz
60Hz
250Hz
500Hz
5.24Hz
6.55Hz
26.2Hz
52.4Hz
13.1Hz
15.7Hz
65.5Hz
131Hz
Default Status
*Assumes correct clock frequency at MCLK IN pin
B
/U
Bipolar/Unipolar Operation. A 0 in this bit selects Bipolar Operation. This is the default (Power-On or
RESET
) status of this bit. A 1 in this bit selects unipolar operation.
Buffer Control. With this bit low, the on-chip buffer on the analog input is shorted out. With the buffer
shorted out, the current flowing in the AV
DD
line is reduced to 250
μ
A (all gains at f
CLK IN
= 1 MHz and gain
of 1 or 2 at f
CLK IN
= 2.4576 MHz) or 500
μ
A (gains of 32 and 128 @ f
CLK IN
= 2.4576 MHz) and the output
noise from the part is at its lowest. When this bit is high, the on-chip buffer is in series with the analog input
allowing the input to handle higher source impedances.
Filter Synchronization. When this bit is high, the nodes of the digital filter, the filter control logic and the
calibration control logic are held in a reset state and the analog modulator is also held in its reset state. When
this bit goes low, the modulator and filter start to process data and a valid word is available in 3
×
1/(output
update rate), i.e., the settling-time of the filter. This FSYNC bit does not affect the digital interface and does
not reset the
DRDY
output if it is low.
BUF
FSYNC
Test Register (RS1, RS0 = 1, 0)
The part contains a Test Register which is used in testing the device. The user is advised not to change the status of any of the
bits in this register from the default (Power-On or RESET) status of all 0s as the part will be placed in one of its test modes and
will not operate correctly. If the part enters one of its test modes, exercising
RESET
will exit the part from the mode. An alterna-
tive scheme for getting the part out of one of its test modes, is to reset the interface by writing 32 successive 1s to the part and
then load all 0s to the Test Register.
Data Register (RS1, RS0 = 1, 1)
The Data Register on the part is a read-only 16-bit register which contains the most up-to-date conversion result from the
AD7715. If the Communications Register data sets up the part for a write operation to this register, a write operation must actu-
ally take place to return the part to where it is expecting a write operation to the Communications Register (the default state of
the interface). However, the 16 bits of data written to the part will be ignored by the AD7715.
相關(guān)PDF資料
PDF描述
EVAL-AD7715-5EB 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC
EVAL-AD7716EB Evaluation Board For 22-Bit Data Acquisition System
EVAL-AD7719EB Connector Backshell
EVAL-AD7730LEB 10K RESISTOR 1/10 W
EVAL-AD7730EB Bridge Transducer ADC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7715-3EBZ 功能描述:BOARD EVALUATION FOR AD7715 RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
EVAL-AD7715-3EBZ1 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:3 V/5 V, 450 ??A 16-Bit, Sigma-Delta ADC
EVAL-AD7715-5EB 制造商:Analog Devices 功能描述:EVLAUATION BOARD - Bulk
EVAL-AD7716EB 制造商:Analog Devices 功能描述:LC2MOS 22-BIT DATA ACQUISITION SYSTEM 制造商:Analog Devices 功能描述:EVALUATION BOARD - Bulk
EVAL-AD7716EBZ 制造商:Analog Devices 功能描述:EVAL BRD AD7716 - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*