VDD = 2.5 卤 10% V, V" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� EVAL-AD7357EDZ
寤犲晢锛� Analog Devices Inc
鏂囦欢闋�(y猫)鏁�(sh霉)锛� 16/21闋�(y猫)
鏂囦欢澶у皬锛� 0K
鎻忚堪锛� BOARD EVAL FOR AD7357
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 1
ADC 鐨勬暩(sh霉)閲忥細 2
浣嶆暩(sh霉)锛� 14
閲囨ǎ鐜囷紙姣忕锛夛細 4.2M
鏁�(sh霉)鎿�(j霉)鎺ュ彛锛� 涓茶
杓稿叆鑼冨湇锛� ±VREF/2
鍦ㄤ互涓嬫浠朵笅鐨勯浕婧愶紙妯�(bi膩o)婧�(zh菙n)锛夛細 36mW @ 4.2MSPS
宸ヤ綔婧害锛� -40°C ~ 85°C
宸茬敤 IC / 闆朵欢锛� AD7357
宸蹭緵鐗╁搧锛� 鏉�锛孋D
AD7357
Rev. B | Page 3 of 20
SPECIFICATIONS
VDD = 2.5 卤 10% V, VDRIVE = 2.25 V to 3.6 V, internal reference = 2.048 V, fSCLK = 80 MHz, fSAMPLE = 4.2 MSPS; TA = TMIN to TMAX1, unless
otherwise noted.
Table 2.
AD7357B/AD7357Y
AD7357WY
Parameter
Min
Typ
Max
Min
Typ
Max
Unit
Test Conditions/
Comments
DYNAMIC PERFORMANCE
fIN = 500 kHz sine wave
Signal-to-Noise Ratio (SNR)
74.5
76.5
74.5
76.5
dB
74
40掳C to +25掳C only
Signal-to-Noise and Distortion (SINAD)2
74
76
74
76
dB
73.5
40掳C to +25掳C only
Total Harmonic Distortion (THD)2
83
80
83
80
dB
79
40掳C to +25掳C only
Spurious Free Dynamic Range (SFDR)
85
82
85
82
dB
81
40掳C to +25掳C only
Intermodulation Distortion (IMD)2
fa = 1 MHz + 50 kHz,
fb = 1 MHz 鈥� 50 kHz
Second-Order Terms
86
dB
Third-Order Terms
79
dB
ADC-to-ADC Isolation2
100
dB
fIN = 1 MHz, fNOISE = 100 kHz
to 2.5 MHz
100
dB
fNOISE = 100 kHz to 2.5 MHz
SAMPLE-AND-HOLD
Aperture Delay
3.5
ns
Aperture Delay Match
40
ps
Aperture Jitter
16
ps
Full Power Bandwidth
@ 3 dB
110
MHz
@ 0.1 dB
77
MHz
@ 0.1 dB
DC ACCURACY
Resolution
14
Bits
Integral Nonlinearity (INL)2
卤2
卤3
卤2
卤3
LSB
Differential Nonlinearity (DNL)2
卤0.5
卤0.99
卤0.5
卤0.99
LSB
Guaranteed no missed
codes to 14 bits
Positive Full-Scale Error2
卤20
LSB
Positive Full-Scale Error Match2
卤20
LSB
Midscale Error2
0/35
0/38
LSB
Midscale Error Match2
卤12
卤15
LSB
Negative Full-Scale Error2
卤20
LSB
Negative Full-Scale Error Match2
卤20
LSB
ANALOG INPUT
Fully Differential Input Range
(VIN+ and VIN)
VCM 卤 VREF/2
VCM
VREF/2
V
VCM = common-mode
voltage; VIN+ and VIN must
remain within GND and VDD
Common-Mode Voltage Range
0.5
1.6
0.5
1.6
V
The voltage around which
VIN+ and VIN are centered
DC Leakage Current
卤0.5
卤5
卤0.5
卤5
渭A
Input Capacitance
32
pF
When in track mode
8
pF
When in hold mode
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
ECE-A0JKG220 CAP ALUM 22UF 6.3V 20% RADIAL
GEM25DTAH CONN EDGECARD 50POS R/A .156 SLD
STD09W-Q WIRE & CABLE MARKERS
ISL5761EVAL1 EVALUATION PLATFORM ISL5761 SOIC
STD02W-M WIRE & CABLE MARKERS
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
EVAL-AD7366CBZ 鍔熻兘鎻忚堪:BOARD EVALUATION FOR AD7366 RoHS:鏄� 椤炲垾:绶ㄧ▼鍣�锛岄枊鐧�(f膩)绯荤当(t菕ng) >> 瑭�(p铆ng)浼版澘 - 妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 (ADC) 绯诲垪:iCMOS® 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Obsolescence Mitigation Program 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:- ADC 鐨勬暩(sh霉)閲�:1 浣嶆暩(sh霉):12 閲囨ǎ鐜囷紙姣忕锛�:94.4k 鏁�(sh霉)鎿�(j霉)鎺ュ彛:USB 杓稿叆鑼冨湇:±VREF/2 鍦ㄤ互涓嬫浠朵笅鐨勯浕婧愶紙妯�(bi膩o)婧�(zh菙n)锛�:- 宸ヤ綔婧害:-40°C ~ 85°C 宸茬敤 IC / 闆朵欢:MAX11645 宸蹭緵鐗╁搧:鏉�锛岃粺浠�
EVAL-AD7366SDZ 鍔熻兘鎻忚堪:BOARD EVAL FOR AD7366 RoHS:鏄� 椤炲垾:绶ㄧ▼鍣紝闁嬬櫦(f膩)绯荤当(t菕ng) >> 瑭�(p铆ng)浼版澘 - 妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 (ADC) 绯诲垪:iCMOS® 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Obsolescence Mitigation Program 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:- ADC 鐨勬暩(sh霉)閲�:1 浣嶆暩(sh霉):12 閲囨ǎ鐜囷紙姣忕锛�:94.4k 鏁�(sh霉)鎿�(j霉)鎺ュ彛:USB 杓稿叆鑼冨湇:±VREF/2 鍦ㄤ互涓嬫浠朵笅鐨勯浕婧愶紙妯�(bi膩o)婧�(zh菙n)锛�:- 宸ヤ綔婧害:-40°C ~ 85°C 宸茬敤 IC / 闆朵欢:MAX11645 宸蹭緵鐗╁搧:鏉�锛岃粺浠�
EVAL-AD7367CBZ 鍒堕€犲晢:AD 鍒堕€犲晢鍏ㄧū:Analog Devices 鍔熻兘鎻忚堪:True Bipolar Input, Dual 1 銉瑂, 12-/14-Bit, 2-Channel SAR ADCs
EVAL-AD7367SDZ 鍔熻兘鎻忚堪:鏁�(sh霉)鎿�(j霉)杞�(zhu菐n)鎻� IC 闁嬬櫦(f膩)宸ュ叿 EVALUATION CONTROL BOARD I.C. RoHS:鍚� 鍒堕€犲晢:Texas Instruments 鐢�(ch菐n)鍝�:Demonstration Kits 椤炲瀷:ADC 宸ュ叿鐢ㄤ簬瑭�(p铆ng)浼�:ADS130E08 鎺ュ彛椤炲瀷:SPI 宸ヤ綔闆绘簮闆诲:- 6 V to + 6 V
EVAL-AD7376EBZ 鍔熻兘鎻忚堪:BOARD EVAL FOR AD7376 RoHS:鏄� 椤炲垾:绶ㄧ▼鍣�锛岄枊鐧�(f膩)绯荤当(t菕ng) >> 瑭�(p铆ng)浼版紨绀烘澘鍜屽浠� 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:- 涓昏鐩殑:闆讳俊锛岀窔璺帴鍙e柈鍏冿紙LIU锛� 宓屽叆寮�:- 宸茬敤 IC / 闆朵欢:IDT82V2081 涓昏灞€�:T1/J1/E1 LIU 娆¤灞€�:- 宸蹭緵鐗╁搧:鏉�锛岄浕婧�锛岀窔绾滐紝CD 鍏跺畠鍚嶇ū:82EBV2081