- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17142 > EVAL-AD7150EBZ (Analog Devices Inc)BOARD EVAL FOR AD7150 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7150EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 8/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD7150 |
| 特色產(chǎn)品： | AD715x Series Capacitance-to-Digital Converters & Evaluation Board |
| 標準包裝： | 1 |
| 傳感器類型： | 觸摸，電容式 |
| 接口： | I²C |
| 電源電壓： | 2.7 V ~ 3.6 V |
| 嵌入式： | 否 |
| 已供物品： | 板，電池 |
| 已用 IC / 零件： | AD7150 |
| 產(chǎn)品目錄頁面： | 781 (CN2011-ZH PDF) |
| 相關(guān)產(chǎn)品： | AD7150BRMZ-REEL-ND - IC CAP CONV 2CH ULT LP 10MSOP AD7150BRMZ-ND - IC CAP CONV 2CH ULT LP 10MSOP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD7150
Rev. 0 | Page 16 of 28
DATA REGISTERS
Ch1 Address Pointer 0x01, 0x02
Ch2 Address Pointer 0x03,0x04
16 Bits, Read-Only, Default Value 0x0000
Data from the last complete capacitance-to-digital conversion
reflects the capacitance on the input. Only the 12 MSBs (most
significant bits) of the data registers are used for the CDC
result. The 4 LSBs (least significant bits) are always 0, as shown
in Figure 36.
BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2
12-BIT CDC RESULT
BIT 1 BIT 0 BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2
DATA HIGH
MSB
DATA LOW
LSB
BIT 1 BIT 0
0
06517-
044
Figure 36. CDC Data Register
The nominal AD7150 CDC transfer function (an ideal transfer
function excluding offset and/or gain error) maps the input
capacitance between zero scale and full scale to output data
codes between 0x3000 and 0xCFF0 only (see Table 8).
Table 8. AD7150 Capacitance-to-Data Mapping
Data
Input Capacitance
0x0000
Not valid, underrange
0x3000
Zero-scale (0 pF)
0x8000
Mid-scale (+1 pF)
0xCFF0
Full-scale (+2 pF)
0xFFF0
Not valid, overrange
The input capacitance can be calculated from the output data
using the following equation:
Range
Input
Data
C
_
40944
12288
)
pF
(
×
=
where Input_Range = 4 pF, 2 pF, 1 pF, or 0.5 pF.
The following is the same equation written with hexadecimal
numbers:
Range
Input
FF
Data
C
_
0
9
x
0
3000
x
0
)
pF
(
×
=
A data register is updated after a finished conversion on the
capacitive channel, with one exception: when the serial interface
read operation from the data register is in progress, the data
register is not updated and the new capacitance conversion
result is lost.
The stop condition on the serial interface is considered to be the
end of the read operation. Therefore, to prevent incorrect data
reading through the serial interface, the two bytes of a data
register should be read sequentially using the register address
pointer auto-increment feature of the serial interface.
AVERAGE REGISTERS
Ch1 Address Pointer 0x05, 0x06
Ch2 Address Pointer 0x07,0x08
16 Bits, Read-Only, Default Value 0x0000
These registers show the average calculated from the previous
CDC data. The 12-bit CDC result corresponds to the 12 MSBs
of the average register.
The settling time of the average can be set by programming the
ThrSettling bits in the setup registers. The average register is
overwritten directly with the CDC output data, that is, the
history is forgotten if the timeout is enabled and elapses.
FIXED THRESHOLD REGISTERS
Ch1 Address Pointer 0x09, 0x0A
Ch2 Address Pointer 0x0C,0x0D
16 Bits, Read/Write, Factory Preset 0x0886
A constant threshold for the output comparator in the fixed
threshold mode can be set using these registers. The 12-bit
CDC result corresponds to the 12 MSBs of the threshold
register. The fixed threshold registers share the address pointer
and location on-chip with the sensitivity and timeout registers.
The fixed threshold registers are not accessible in the adaptive
threshold mode.
SENSITIVITY REGISTERS
Ch1 Address Pointer 0x09
Ch2 Address Pointer 0x0C
8 Bits, Read/Write, Factory Preset 0x08
Sensitivity registers set the distance of the positive threshold above
the data average, and the distance of the negative threshold below
the data average, in the adaptive threshold mode.
NEGATIVE
THRESHOLD
POSITIVE
THRESHOLD
DATA AVERAGE
OUTPUT ACTIVE
TIME
SENSITIVITY
DATA
SENSITIVITY
0
65
17
-0
45
Figure 37. Threshold Sensitivity
The sensitivity is an 8-bit value and is mapped to the lower eight
bits of the 12-bit CDC data, that is, it corresponds to the 16-bit
data register as shown in Figure 38.
BIT 7 BIT 6 BIT 5 BIT 4 BIT 3
SENSITIVITY
BIT 2 BIT 1 BIT 0
BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2
12-BIT CDC RESULT
BIT 1 BIT 0 BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2
DATA HIGH
DATA LOW
BIT 1 BIT 0
06517-
046
Figure 38. Relation Between Sensitivity Register and CDC Data Register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MRJ0290DF-A | C/A MRJ21/MRJ21 GBE ANGL CMR 29M |
| 32681C | INDUCTOR 680UH 0.55A T/H TOROID |
| EBC30DCAN | CONN EDGECARD 60POS R/A .100 SLD |
| EBC35DCSH | CONN EDGECARD 70POS DIP .100 SLD |
| MRJ0270DD-A | C/A MRJ21/MRJ21 GBE STRT CMR 27M |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7150EBZ | 制造商:Analog Devices 功能描述:PROXIMITY SENSOR EVAL BOARD |
| EVAL-AD7152EBZ | 功能描述:BOARD EVAL AD7152 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 傳感器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- |
| EVAL-AD7156EBZ | 功能描述:BOARD EVAL FOR AD7156 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 傳感器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- |
| EVAL-AD7156EBZ | 制造商:Analog Devices 功能描述:EVAL BOARD, AD7156 2CH CAPACITANCE CONVE |
| EVAL-AD7170EBZ | 功能描述:BOARD EVAL FOR AD7170 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發(fā)布緊急采購，3分鐘左右您將得到回復。