- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362800 > Eval-AD5570EB (Analog Devices, Inc.) True Accuracy, 16-Bit 12 V/15 V, Serial Input Voltage Output DAC PDF資料下載
參數(shù)資料
| 型號： | Eval-AD5570EB |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | True Accuracy, 16-Bit 12 V/15 V, Serial Input Voltage Output DAC |
| 中文描述： | 真正的精度，16位12 V/15號五，串行輸入電壓輸出DAC |
| 文件頁數(shù)： | 21/24頁 |
| 文件大?。?/td> | 963K |
| 代理商： | EVAL-AD5570EB |
AD5570
AD5570 to MC68HC11 Interface
Figure 41 shows an example of a serial interface between the
AD5570 and the MC68HC11 microcontroller. The serial
peripheral interface (SPI) on the MC68HC11 is configured for
master mode (MSTR = 1), clock polarity bit (CPOL = 0), and
the clock phase bit (CPHA = 1). The SPI is configured by
writing to the SPI control register (SPCR)—see the
68HC11
User Manual
. SCK of the 68HC11 drives the SCLK of the
AD5570, the MOSI output drives the serial data line (DIN) of
the AD5570, and the MISO input is driven from SDO. The
SYNC is driven from one of the port lines, in this case PC7.
Rev. 0 | Page 21 of 24
When data is being transmitted to the AD5570, the SYNC line
(PC7) is taken low and data is transmitted MSB first. Data
appearing on the MOSI output is valid on the falling edge of
SCK. Eight falling clock edges occur in the transmit cycle, so, in
order to load the required 16-bit word, PC7 is not brought high
until the second 8-bit word has been transferred to the DAC’s
input shift register.
AD5570*
SCLK
DIN
SYNC
MOSI
SCLK
PC7
MC68HC11*
*ADDITIONAL PINS OMITTED FOR CLARITY
SDO
MISO
0
Figure 41. AD5570 to MC68HC11 Interface
LDAC is controlled by the PC6 port output. The DAC can be
updated after each 2-byte transfer by bringing LDAC low. This
example does not show other serial lines for the DAC. If CLR
were used, it could be controlled by port output PC5, for
example.
AD5570 to 8051 Interface
The AD5570 requires a clock synchronized to the serial data.
For this reason, the 8051 must be operated in Mode 0. In this
mode, serial data enters and exits through RxD, and a shift clock
is output on RxD.
P3.3 and P3.4 are bit programmable pins on the serial port and
are used to drive SYNC and LDAC, respectively.
The 8051 provides the LSB of its SBUF register as the first bit in
the data stream. The user must ensure that the data in the SBUF
register is arranged correctly, because the DAC expects MSB
first.
AD5570*
SCLK
DIN
SYNC
TxD
P3.3
8xC51*
*ADDITIONAL PINS OMITTED FOR CLARITY
SDO
RxD
V
LOGIC
LDAC
P3.4
0
Figure 42. AD5570 to 8051 Interface
When data is to be transmitted to the DAC, P3.3 is taken low.
Data on RxD is clocked out of the microcontroller on the rising
edge of TxD and is valid on the falling edge. As a result, no glue
logic is required between this DAC and the microcontroller
interface.
The 8051 transmits data in 8-bit bytes with only eight falling
clock edges occurring in the transmit cycle. Because the DAC
expects a 16-bit word, SYNC (P3.3) must be left low after the
first eight bits are transferred. After the second byte has been
transferred, the P3.3 line is taken high. The DAC may be
updated using LDAC via P3.4 of the 8051.
AD5570 to ADSP2101/ADSP2103
An interface between the AD5570 and the ADSP2101/
ADSP2103 is shown in Figure 43. The ADSP2101/ADSP2103
should be set up to operate in the SPORT transmit alternate
framing mode. The ADSP2101/ADSP2103 are programmed
through the SPORT control register and should be configured
as follows: internal clock operation, active low framing, and
16-bit word length.
Transmission is initiated by writing a word to the Tx register
after the SPORT has been enabled. As the data is clocked out of
the DSP on the rising edge of SCLK, no glue logic is required to
interface the DSP to the DAC. In the interface shown, the DAC
output is updated using the LDAC pin via the DSP. Alterna-
tively, the LDAC input could be tied permanently low, and then
the update takes place automatically when TFS is taken high.
AD5570*
SCLK
DIN
SYNC
DT
SCLK
RFS
ADSP2101/
ADSP2103*
*ADDITIONAL PINS OMITTED FORCLARITY
SDO
DR
TFS
LDAC
FO
0
Figure 43. AD5570 to ADSP2101/ADSP2103 Interface
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-AD5620EB | Single, 12-/14-/16-Bit nanoDAC with 5 ppm/C On-Chip Reference in SOT-23 |
| EVAL-AD5663REB | Dual 12-/14-/16-Bit nanoDAC with 5 ppm/C On-Chip Reference |
| EVAL-AD5664REB | Quad, 12-/14-/16-Bit nanoDACs with 5 ppm/C On-Chip Reference |
| EVAL-AD5666EB | Quad, 16-Bit DAC with 5 ppm/C On-Chip Reference in 14-Lead TSSOP |
| EVAL-AD5680EB | 5 V 18-Bit nanoDAC in a SOT-23 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD5570EBZ | 功能描述:BOARD EVALUATION FOR AD5570 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5570SDZ | 功能描述:BOARD EVAL FOR AD5570 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5590EBZ | 功能描述:BOARD EVAL FOR AD5590 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD5620EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Single, 12-/14-/16-Bit nanoDAC with 5 ppm/C On-Chip Reference in SOT-23 |
| EVAL-AD5620EBZ | 功能描述:EVAL BOARD FOR AD5620 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:nanoDAC™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。