- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362800 > Eval-AD5570EB (Analog Devices, Inc.) True Accuracy, 16-Bit 12 V/15 V, Serial Input Voltage Output DAC PDF資料下載
參數(shù)資料
| 型號(hào)： | Eval-AD5570EB |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | True Accuracy, 16-Bit 12 V/15 V, Serial Input Voltage Output DAC |
| 中文描述： | 真正的精度，16位12 V/15號(hào)五，串行輸入電壓輸出DAC |
| 文件頁數(shù)： | 18/24頁 |
| 文件大?。?/td> | 963K |
| 代理商： | EVAL-AD5570EB |
AD5570
SERIAL DATA OUTPUT (SDO)
The serial data output (SDO) is the internal shift register’s
output. For the AD5570, SDO is an internal pull-down only; an
external pull-up resistor of ~5 k to external logic high is
required. SDO pull-down is disabled when the device is in
power-down, thus saving current.
Rev. 0 | Page 18 of 24
68HC11*
MISO
SYNC
SDIN
SCLK
MOSI
SCK
PC7
PC6
LDAC
SDO
SYNC
SCLK
LDAC
SDO
SYNC
SCLK
LDAC
SDO
SDIN
SDIN
*ADDITIONAL PINS OMITTED FOR CLARITY
AD5570*
AD5570*
AD5570*
V
LOGIC
R
R
R
0
The availability of SDO allows any number of AD5570s to be
daisy-chained together. It also allows for the contents of the
DAC register, or any number of DACs daisy-chained together,
to be read back for diagnostic purposes.
Daisy Chaining
This mode of operation is designed for multi-DAC systems,
where several AD5570s may be connected in cascade as shown
in Figure 37. This is done by connecting the control inputs in
parallel and then daisy chaining the SDIN and SDO I/Os of
each device. An external pull-up resistor of ~5 k on SDO is
required when using the part in daisy-chain mode.
As before, when SYNC goes low, serial data on SDIN is shifted
into the input shift register on the falling edge of SCLK. If more
than 16 clock pulses are applied, the data ripples out of the shift
resister and appears on the SDO line. By connecting this line to
the SDIN input on the next AD5570 in the chain, a multi-DAC
interface may be constructed.
Figure 37. Daisy Chaining Using the AD5570
One data transfer cycle of 16 SCLK pulses is required for each
DAC in the system. Therefore, the total number of clock cycles
must equal 16 N, where N is the total number of devices in the
chain. The first data transfer cycle written into the chain
appears at the last DAC in the system on the final data transfer
cycle.
Readback
The AD5570 allows the data contained in the DAC register to
be read back, if required. As with daisy chaining, an external
pull-up resistor of ~5 k on SDO is required. The data in the
DAC register is available on SDO on the falling edges of SCLK
when SYNC is low. On the sixteenth SCLK edge, SDO is
updated to repeat SDIN with a delay of 16 clock cycles.
When the serial transfer to all devices is complete, SYNC should
be taken high. This prevents any further data from being
clocked into the devices.
To read back the contents of the DAC register without writing
to the part, SYNC should be taken low while LDAC is held high.
A continuous SCLK source may be used, if it can be arranged
that SYNC is held low for the correct number of clock cycles.
Alternatively, a burst clock containing the exact number of
clock cycles may be used and SYNC taken high some time later.
The outputs of all the DACs in the system can be updated
simultaneously using the LDAC signal.
Daisy-chaining readback is also possible through the SDO pin
of the last device in the DAC chain, because the DAC data
passes through the DAC chain with the appropriate latency.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-AD5620EB | Single, 12-/14-/16-Bit nanoDAC with 5 ppm/C On-Chip Reference in SOT-23 |
| EVAL-AD5663REB | Dual 12-/14-/16-Bit nanoDAC with 5 ppm/C On-Chip Reference |
| EVAL-AD5664REB | Quad, 12-/14-/16-Bit nanoDACs with 5 ppm/C On-Chip Reference |
| EVAL-AD5666EB | Quad, 16-Bit DAC with 5 ppm/C On-Chip Reference in 14-Lead TSSOP |
| EVAL-AD5680EB | 5 V 18-Bit nanoDAC in a SOT-23 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD5570EBZ | 功能描述:BOARD EVALUATION FOR AD5570 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5570SDZ | 功能描述:BOARD EVAL FOR AD5570 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5590EBZ | 功能描述:BOARD EVAL FOR AD5590 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD5620EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Single, 12-/14-/16-Bit nanoDAC with 5 ppm/C On-Chip Reference in SOT-23 |
| EVAL-AD5620EBZ | 功能描述:EVAL BOARD FOR AD5620 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:nanoDAC™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。