AVCC
參數(shù)資料
型號(hào): EVAL-AD5532HSEBZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 9/12頁(yè)
文件大小: 0K
描述: BOARD EVAL FOR AD5532HS
產(chǎn)品培訓(xùn)模塊: DAC Architectures
標(biāo)準(zhǔn)包裝: 1
DAC 的數(shù)量: 32
位數(shù): 14
采樣率(每秒): 1.1M
數(shù)據(jù)接口: 串行
設(shè)置時(shí)間: 10µs
DAC 型: 電壓
工作溫度: -40°C ~ 85°C
已供物品: 板,CD
已用 IC / 零件: AD5532HS
相關(guān)產(chǎn)品: AD5532HSABCZ-ND - IC DAC 14BIT 32CH HS 74-CSPBGA
AD5532BBCZ-1-ND - IC DAC 14BIT 32CH BIPO 74-CSPBGA
AD5532ABCZ-5-ND - IC DAC 14BIT 32CH BIPO 74-CSPBGA
AD5532ABCZ-3-ND - IC DAC 14BIT 32CH BIPO 74-CSPBGA
AD5532ABCZ-2-ND - IC DAC 14BIT 32CH BIPO 74-CSPBGA
AD5532ABCZ-1REEL-ND - IC DAC 14BIT 32CH BIPO 74-CSPBGA
AD5532ABCZ-1-ND - IC DAC 14BIT VOUT 32CH 74-CSPBGA
AD5532HSABC-ND - IC DAC 14BIT 32CH 74-CSPBGA
AD5532ABC-5-ND - IC DAC 14BIT 32CH 74-CSPBGA
AD5532ABC-3-ND - IC DAC 14BIT 32CH 74-CSPBGA
更多...
REV. 0
AD5532HS
–6–
PIN FUNCTION DESCRIPTIONS
Pin
Function
AGND (1–2)
Analog GND Pins.
AVCC (1–2)
Analog Supply Pins. Voltage range from 4.75 V to 5.25 V.
VDD (1–4)
VDD Supply Pins. Voltage range from 8 V to 12 V.
VSS (1–4)
VSS Supply Pins. Voltage range from –4.75 V to –12 V.
DGND
Digital GND Pins.
DVCC
Digital Supply Pins. Voltage range from 2.7 V to 5.25 V.
DAC_GND (1–2)
Reference GND Supply for All the DACs.
REF_IN
Reference Voltage for Channels 0–31.
VOUT0–VOUT31
Analog Output Voltages from the 32 Channels.
SYNC
Active Low Input. This is the Frame Synchronization signal for the serial interface. While SYNC is low,
data is transferred in on the falling edge of SCLK.
SCLK
*
Serial Clock Input. Data is clocked into the shift register on the falling edge of SCLK. This
operates at clock speeds up to 30 MHz.
DIN*
Serial Data Input. Data must be valid on the falling edge of SCLK.
OFFS_IN
Offset Input. The user can connect this to GND or REF_IN to determine the output span.
RESET*
Active Low Input. This pin can also be used to reset the complete device to its power-on-reset conditions.
*Internal pull-up device on this logic input. Therefore, it can be left floating and will default to a logic high condition.
TERMINOLOGY
Integral Nonlinearity (INL)
A measure of the maximum deviation from a straight line pass-
ing through the endpoints of the DAC transfer function. It is
expressed as a percentage of full-scale range.
Differential Nonlinearity (DNL)
The difference between the measured change and the ideal 1 LSB
change between any two adjacent codes. A specified DNL of
±1 LSB maximum ensures monotonicity.
Offset Error
A measure of the error present at the device output with all 0s
loaded to the DAC. It includes the offset of the DAC and the
output amplifier. It is expressed in mV.
Full-Scale Error
A measure of the output error with all 1s loaded to the DAC.
Ideally the output should be 2 REF_IN if OFFS_IN = 0. It is
expressed as a percentage of full-scale range.
DC Power-Supply Rejection Ratio (PSRR)
A measure of the change in analog output for a change in supply
voltage (VDD and VSS). It is expressed in dB. VDD and VSS are
varied
±5%.
DC Crosstalk
The dc change in the output level of one DAC at midscale in
response to a full-scale code change (all 0s to all 1s and vice
versa) and output change of all other DACs. It is expressed in
V.
Output Temperature Coefficient
A measure of the change in analog output with changes in tem-
perature. It is expressed in ppm/
°C.
Output Voltage Settling Time
The time taken from when the last data bit is clocked into the
DAC until the output has settled to within
± 0.5 LSB of its
final value.
Digital-to-Analog Glitch Impulse
The area of the glitch injected into the analog output when
the code in the DAC register changes state. It is specified as
the area of the glitch in nV-secs when the digital code is changed
by 1 LSB at the major carry transition (011 . . . 11 to 100 . . . 00
or 100 . . . 00 to 011 . . . 11).
Digital Crosstalk
The glitch impulse transferred to the output of one DAC at
midscale while a full-scale code change (all 1s to all 0s and vice
versa) is being written to another DAC. It is expressed in nV-secs.
Analog Crosstalk
The area of the glitch transferred to the output (VOUT) of one
DAC due to a full-scale change in the output (VOUT) of another
DAC. The area of the glitch is expressed in nV-secs.
Digital Feedthrough
A measure of the impulse injected into the analog outputs from the
digital control inputs when the part is not being written to, i.e.,
SYNC is high. It is specified in nV-secs and measured with a
worst-case change on the digital input pins, e.g., from all 0s
to all 1s and vice versa.
Output Noise Spectral Density
A measure of internally generated random noise. Random noise is
characterized as a spectral density (voltage per root Hertz). It is
measured by loading all DACs to midscale and measuring
noise at the output. It is measured in nV/
√Hz.
相關(guān)PDF資料
PDF描述
DC939A BOARD DELTA SIGMA ADC LTC2484
LGU2W680MELY CAP ALUM 68UF 450V 20% SNAP
EVAL-AD5516-1EBZ BOARD EVAL FOR AD5516-1 2.5V
EBA22DRMN CONN EDGECARD 44POS .125 SQ WW
SDR0302-330KL INDUCTOR POWER 33UH 0.42A 0302
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD5533EB 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:32-Channel Precision Infinite Sample-and-Hold
EVAL-AD5535BEBZ 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開(kāi)發(fā)工具 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類(lèi)型:ADC 工具用于評(píng)估:ADS130E08 接口類(lèi)型:SPI 工作電源電壓:- 6 V to + 6 V
EVAL-AD5535EB 制造商:Analog Devices 功能描述:Evaluation Board For AD5535 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-AD5535EBZ 功能描述:BOARD EVALUATION FOR AD5535 RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5541/42EB 制造商:Analog Devices 功能描述:Evaluation Kit For AD5541 5 V, Serial-Input, Voltage-Output, 16-Bit DACs 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk