參數(shù)資料
型號(hào)： EPM7032LC44-15
廠商： Altera Corporation
英文描述： Programmable Logic Device Family
中文描述： 可編程邏輯器件系列
文件頁數(shù)： 38/62頁
文件大?。?/td> 1158K
代理商： EPM7032LC44-15
38
Altera Corporation
MAX 7000 Programmable Logic Device Family Data Sheet
Notes to tables:
(1)
These values are specified under the recommended operating conditions shown in
Table 11
. See
Figure 13
for more
information on switching waveforms.
(2)
This minimum pulse width for preset and clear applies for both global clear and array controls. The
t
LPA
parameter
must be added to this minimum width if the clear or reset signal incorporates the
t
LAD
parameter into the signal
path.
(3)
This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This
parameter applies for both global and array clocking.
(4)
These parameters are measured with a 16-bit loadable, enabled, up/ down counter programmed into each LAB.
(5)
The
f
MAX
values represent the highest frequency for pipelined data.
(6)
Operating conditions: V
= 3.3 V
±
10
%
for commercial and industrial use.
(7)
For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices,
these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these
devices, add an additional 0.1 ns to the PIA timing value.
(8)
The
t
LPA
parameter must be added to the
t
LAD
, t
LAC
, t
IC
, t
EN
,
t
SEXP
,
t
ACL
, and
t
CPPW
parameters for macrocells
running in the low-power mode.
Tables 26
and
27
show the EPM7064S AC operating conditions.
t
CLR
t
PIA
t
LPA
Register clear time
2.0
2.4
3.0
3.0
ns
PIA delay
(7)
1.1
1.1
1.4
1.0
ns
Low-power adder
(8)
12.0
10.0
10.0
11.0
ns
Table 25. EPM7032S Internal Timing Parameters
Note (1)
Symbol
Parameter
Conditions
Speed Grade
Unit
-5
-6
-7
-10
Min
Max
Min
Max
Min
Max
Min
Max
Table 26. EPM7064S External Timing Parameters (Part 1 of 2)
Note (1)
Symbol
Parameter
Conditions
Speed Grade
Unit
-5
-6
-7
-10
Min Max Min Max Min Max Min Max
t
PD1
t
PD2
Input to non-registered output
C1 = 35 pF
5.0
6.0
7.5
10.0
ns
I/O input to non-registered
output
C1 = 35 pF
5.0
6.0
7.5
10.0
ns
t
SU
t
H
t
FSU
Global clock setup time
2.9
3.6
6.0
7.0
ns
Global clock hold time
0.0
0.0
0.0
0.0
ns
Global clock setup time of fast
input
2.5
2.5
3.0
3.0
ns
t
FH
Global clock hold time of fast
input
0.0
0.0
0.5
0.5
ns
t
CO1
t
CH
t
CL
t
ASU
Global clock to output delay
C1 = 35 pF
3.2
4.0
4.5
5.0
ns
Global clock high time
2.0
2.5
3.0
4.0
ns
Global clock low time
2.0
2.5
3.0
4.0
ns
Array clock setup time
0.7
0.9
3.0
2.0
ns
相關(guān)PDF資料
PDF描述
EPM7064B Programmable Logic Device
EPM7128A Programmable Logic Device
EPM7256A Programmable Logic Device
EPM7032AE Programmable Logic Device
EPM7064AE Programmable Logic Device
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPM7032LC44-15T 功能描述:IC MAX 7000 CPLD 32 44-PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - CPLD（復(fù)雜可編程邏輯器件） 系列:MAX® 7000 標(biāo)準(zhǔn)包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時(shí)間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP（28x28） 包裝:托盤
EPM7032LC44-2 制造商:Altera Corporation 功能描述:
EPM7032LC44-3 制造商:Altera Corporation 功能描述:
EPM7032LC446 制造商:ALTERA 功能描述:*
EPM7032LC44-6 功能描述:IC MAX 7000 CPLD 32 44-PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - CPLD（復(fù)雜可編程邏輯器件） 系列:MAX® 7000 標(biāo)準(zhǔn)包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時(shí)間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP（28x28） 包裝:托盤
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*