- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362752 > EPM1270 (Altera Corporation) JTAG & In-System Programmability PDF資料下載
參數(shù)資料
| 型號(hào)： | EPM1270 |
| 廠商： | Altera Corporation |
| 英文描述： | JTAG & In-System Programmability |
| 中文描述： | JTAG接口 |
| 文件頁數(shù)： | 4/10頁 |
| 文件大?。?/td> | 103K |
| 代理商： | EPM1270 |
3–4
MAX II Device Handbook, Volume 1
Core Version a.b.c variable
Altera Corporation
June 2004
In System Programmability
General-Purpose Flash Loader
The JTAG translator ability to interface JTAG to non-JTAG devices is ideal
for general-purpose flash memory devices (such as Intel or Fujitsu based
devices) that require programming during in-circuit test. The flash
memory devices can be used for FPGA configuration or be part of system
memory. In many cases, the MAX II device is already connected to these
devices as the configuration control logic between the FPGA and the flash
device. Unlike ISP-capable CPLD devices, bulk flash devices do not have
JTAG TAP pins or connections. For small flash devices, it is common to
use the serial JTAG scan chain of a connected device to program the non-
JTAG flash device. This is slow and inefficient in most cases and
impractical for large parallel flash devices. Using the MAX II device’s
JTAG translator as a general-purpose flash loader to program and verify
flash contents provides a fast and cost-effective means of in-circuit
programming during test.
Figure 3–1
shows MAX II being used as a
general-purpose flash loader.
Figure 3–1. MAX II JTAG Translator as General-Purpose Flash Loader
Notes to
Figure 3–1
:
(1)
This block is implemented in LEs.
(2)
This function will be supported in a future version of the Quartus II software.
In System
Programmability
MAX II devices can be programmed in-system via the industry standard
4-pin IEEE Std. 1149.1 (JTAG) interface. In system programmability (ISP)
offers quick, efficient iterations during design development and
General-
Purpose
Flash Loader
Logic
Flash
Memory Device
MAX II Device
DQ[7..0]
A[20..0]
RY/BY
OE
WE
CE
DQ[7..0]
A[20..0]
OE
WE
CE
RY/BY
TDI
TMS
TCK
TDI_U
TMS_U
TCK_U
SHIFT_U
CLKDR_U
UPDATE_U
RUNIDLE_U
USER1_U
TDO_U
TDO
(1),(2)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EPM2210 | JTAG & In-System Programmability |
| EPM240 | JTAG & In-System Programmability |
| EPM570 | JTAG & In-System Programmability |
| EPM3032A | Programmable Logic Device Family |
| EPM3064A | Programmable Logic Device Family |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EPM1270100C5N | 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:The MAX II family of instant-on, non-volatile CPLDs is based on a 0.18-m, |
| EPM1270F100A | 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:MAX II Device Family |
| EPM1270F100C | 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:MAX II Device Family |
| EPM1270F100I | 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:MAX II Device Family |
| EPM1270F256A5N | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 CPLD - MAX II 980 Macro 212 IO RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。