參數(shù)資料
型號(hào)： EPF81188A
廠商： Altera Corporation
英文描述： PROGRAMMABLE LOGIC DEVICES FAMILY
中文描述： 系列可編程邏輯元件
文件頁(yè)數(shù)： 52/61頁(yè)
文件大?。?/td> 979K
代理商： EPF81188A
52
Altera Corporation
FLEX 8000 Programmable Logic Device Family Data Sheet
Operating Modes
The FLEX 8000 architecture uses SRAM elements that require
configuration data to be loaded whenever the device powers up and
begins operation. The process of physically loading the SRAM
programming data into the device is called
configuration
. During
initialization, which occurs immediately after configuration, the device
resets registers, enables I/O pins, and begins to operate as a logic device.
The I/O pins are tri-stated during power-up, and before and during
configuration. The configuration and initialization processes together are
called
command mode
; normal device operation is called
user mode
.
SRAM elements allow FLEX 8000 devices to be reconfigured in-circuit
with new programming data that is loaded into the device. Real-time
reconfiguration is performed by forcing the device into command mode
with a device pin, loading different programming data, reinitializing the
device, and resuming user-mode operation. The entire reconfiguration
process requires less than 100 ms and can be used to dynamically
reconfigure an entire system. In-field upgrades can be performed by
distributing new configuration files.
Configuration Schemes
The configuration data for a FLEX 8000 device can be loaded with one of
six configuration schemes, chosen on the basis of the target application.
Both active and passive schemes are available. In the active configuration
schemes, the FLEX 8000 device functions as the controller, directing the
loading operation, controlling external EPROM devices, and completing
the loading process. The clock source for all active configuration schemes
is an oscillator on the FLEX 8000 device that operates between 2 MHz and
6 MHz. In the passive configuration schemes, an external controller
guides the FLEX 8000 device.
Table 14
shows the data source for each of
the six configuration schemes.
Table 14. Data Source for Configuration
Configuration Scheme
Acronym
Data Source
Active serial
AS
Altera Configuration EPROM
Active parallel up
APU
Parallel EPROM
Active parallel down
APD
Parallel EPROM
Passive serial
PS
Serial data path
Passive parallel synchronous
PPS
Intelligent host
Passive parallel asynchronous
PPA
Intelligent host
相關(guān)PDF資料
PDF描述
EPF81500A PROGRAMMABLE LOGIC DEVICES FAMILY
EPF8282A PROGRAMMABLE LOGIC DEVICES FAMILY
EPF8282AV IRDA ENCODE/DECODE
EPF8452A PROGRAMMABLE LOGIC DEVICES FAMILY
EPF8636A PROGRAMMABLE LOGIC DEVICES FAMILY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPF81188AGI232-3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
EPF81188AQC208-2 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Flex 8000 126 LABs 148 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF81188AQC208-3 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Flex 8000 126 LABs 148 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF81188AQC2084 制造商:ALTERA 功能描述:*
EPF81188AQC208-4 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Flex 8000 126 LABs 148 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*