參數(shù)資料
型號: EP9315-IB
廠商: CIRRUS LOGIC INC
元件分類: 微控制器/微處理器
英文描述: Metal Strip Resistor; Series:WSL; Resistance:0.003ohm; Resistance Tolerance:+/- 1 %; Power Rating:0.25W; Temperature Coefficient:+/-150 ppm; Package/Case:1206; Terminal Type:PCB Surface Mount; Leaded Process Compatible:Yes
中文描述: 32-BIT, 200 MHz, RISC PROCESSOR, PBGA352
封裝: 27 X 27 MM, PLASTIC, MO-151BAL-2, BGA-352
文件頁數(shù): 37/64頁
文件大?。?/td> 1031K
代理商: EP9315-IB
DS638PP4
Copyright 2005 Cirrus Logic (All Rights Reserved)
37
EP9315
Enhanced Universal Platform SOC Processor
Note:
The definitions for the DIOWn:STOP, DIORn:HDMARDYn:HSTROBE and IORDY:DDMARDYn:DSTROBE signal lines are not
in effect until DMARQ and DMACKn are asserted.
Figure 21. Initiating an Ultra DMA data-in Burst
DMARQ
(device)
DMACKn
(host)
STOP
(host)
HDMARDYn
(host)
DSTROBE
(device)
DD (15:0)
IDEDA[2:0]
IDECS0n,
IDECS1n
t
UI
t
ACK
t
ACK
t
ACK
t
AZ
t
ZIORDY
t
ENV
t
ZAD
t
DVS
t
DVH
t
FS
t
ZAD
t
ENV
相關(guān)PDF資料
PDF描述
EP9315-IBZ Enhanced Universal Platform System-on-Chip Processor
EP9315 Enhanced Universal Platform System-on-Chip Processor
EP9315-CB Enhanced Universal Platform System-on-Chip Processor
EP9315-CBZ Enhanced Universal Platform System-on-Chip Processor
EPA480C-SOT89 DC-6GHz High Efficiency Heterojunction Power FET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP9315-IBZ 功能描述:微處理器 - MPU IC Universal Platfrm ARM9 SOC Prcessor RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
EP9316 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines
EP9317 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines
EP9318 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines
EP9319 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines