參數(shù)資料
型號： EP9315-EBZ
廠商： Cirrus Logic, Inc.
英文描述： Enhanced Universal Platform System-on-Chip Processor
中文描述： 增強型通用平臺上系統(tǒng)芯片處理器
文件頁數(shù)： 34/64頁
文件大?。?/td> 1031K
代理商： EP9315-EBZ
34
Copyright 2005 Cirrus Logic (All Rights Reserved)
DS638PP4
EP9315
Enhanced Universal Platform SOC Processor
PIO Data Transfers
Note:
1. t
0
is the minimum total cycle time, t
2
is the minimum DIORn / DIOWn assertion time, and t
2i
is the minimum DIORn / DIOWn
negation time. A host implementation shall lengthen t
2
and/or t
2i
to ensure that t
0
is equal to or greater than the value
reported in the devices IDENTIFY DEVICE data. A device implementation shall support any legal host implementation.
2. This parameter specifies the time from the negation edge of DIORn to the time that the data bus is released by the device.
3. The delay from the activation of DIORn or DIOWn until the state of IORDY is first sampled. If IORDY is inactive then the host
shall wait until IORDY is active before the register transfer cycle is completed. If the device is not driving IORDY negated at
the t
A
after the activation of DIORn or DIOWn, then t
5
shall be met and t
RD
is not applicable. If the device is driving IORDY
negated at the time t
A
after the activation of DIORn or DIOWn, then t
RD
shall be met and t
5
is not applicable.
4. Timings based upon software control. See User’s Guide.
5. All IDE timing is based upon HCLK = 100 MHz.
Parameter
Symbol
Mode 0
(in ns)
Mode 1
(in ns)
Mode 2
(in ns)
Mode 3
(in ns)
Mode 4
(in ns)
Cycle time
(min)
(Note 1, 4)
t
0
600
383
240
180
120
Address valid to DIORn / DIOWn setup
(min)
(Note 4)
t
1
70
50
30
30
25
DIORn / DIOWn 16-bit
(min)
(Note 1, 4)
t
2
165
125
100
80
70
DIORn / DIOWn recovery time
(min)
(Note 1, 4)
t
2i
-
-
-
70
25
DIOWn data setup
(min)
(Note 4)
t
3
60
45
30
30
20
DIOWn data hold
(min)
t
4
0
0
0
0
0
DIORn data setup
(min)
t
5
20
20
20
20
20
DIORn data hold
(min)
t
6
0
0
0
0
0
DIORn data high impedance state
(max)
(Note 2, 4)
t
6z
30
30
30
30
30
DIORn / DIOWn to address valid hold
(min)
(Note 4)
t
9
20
15
10
10
10
Read Data Valid to IORDY
active (if IORDY initially low after t
A
)
(min)
(Note 4)
t
RD
0
0
0
0
0
IORDY Setup time
(Note 3, 4)
t
A
35
35
35
35
35
IORDY Pulse Width
(max)
(Note 4)
t
B
1250
1250
1250
1250
1250
IORDY assertion to release
(max)
t
C
5
5
5
5
5
DIOWn assert to data valid
(max)
t
DDV
10
10
10
10
10
相關PDF資料
PDF描述
EP9315-IB Metal Strip Resistor; Series:WSL; Resistance:0.003ohm; Resistance Tolerance:+/- 1 %; Power Rating:0.25W; Temperature Coefficient:+/-150 ppm; Package/Case:1206; Terminal Type:PCB Surface Mount; Leaded Process Compatible:Yes
EP9315-IBZ Enhanced Universal Platform System-on-Chip Processor
EP9315 Enhanced Universal Platform System-on-Chip Processor
EP9315-CB Enhanced Universal Platform System-on-Chip Processor
EP9315-CBZ Enhanced Universal Platform System-on-Chip Processor
相關代理商/技術參數(shù)
參數(shù)描述
EP9315IB 制造商:Cirrus Logic 功能描述:
EP9315-IB 功能描述:微處理器 - MPU IC Universal Platfrm ARM9 SOC Prcessor RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
EP9315-IBZ 功能描述:微處理器 - MPU IC Universal Platfrm ARM9 SOC Prcessor RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
EP9316 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines
EP9317 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*