參數(shù)資料
型號: EP7312-ER-90
廠商: Cirrus Logic, Inc.
英文描述: HIGH-PERFORMANCE, LOW-POWER SYSTEM ON CHIP WITH SDRAM AND ENHANCED DIGITAL AUDIO INTERFACE
中文描述: 高性能,低功耗的片上系統(tǒng)的SDRAM和增強(qiáng)數(shù)字音頻接口
文件頁數(shù): 50/64頁
文件大小: 1710K
代理商: EP7312-ER-90
50
Copyright Cirrus Logic, Inc. 2003
(All Rights Reserved)
DS508PP5
EP7312
High-Performance, Low-Power System on Chip
C14
VSSIO
Pad ground
I/O ground
C15
nPOR
Schmitt
I
Power-on reset input
C16
nEXTPWR
I
External power supply sense input
D1
WRITE/nSDRAS
1
Low
O
Transfer direction / SDRAM RAS signal output
D2
EXPRDY
1
I
Expansion port ready input
D3
VSSIO
Pad ground
I/O ground
D4
VDDIO
Pad power
Digital I/O power, 3.3V
D5
nCS[2]
1
High
O
Chip select 2
D6
nMWE/nSDWE
1
High
O
ROM, expansion write enable/ SDRAM write enable control signal
D7
nSDCS[0]
1
High
O
SDRAM chip select 2
D8
CL[2]
1
Low
O
LCD pixel clock out
D9
VSSRTC
Core ground
Real time clock ground
D10
D[4]
1
Low
I/O
Data I/O
D11
nPWRFL
I
Power fail sense input
D12
MOSCIN
I
Main oscillator input
D13
VDDIO
Pad power
Digital I/O power, 3.3V
D14
VSSIO
Pad ground
I/O ground
D15
D[7]
1
Low
I/O
Data I/O
D16
D[8]
1
Low
I/O
Data I/O
E1
RXD[2]
I
UART 2 receive data input
E2
PB[7]
1
Input
I
GPIO port B
E3
TDI
with p/u*
I
JTAG data input
E4
WORD
1
Low
O
Word access select output
E5
VSSIO
Pad ground
I/O ground
E6
nCS[0]
1
High
O
Chip select 0
E7
SDQM[2]
2
Low
O
SDRAM byte lane mask
E8
FRM
1
Low
O
LCD frame synchronization pulse
E9
A[0]
2
Low
O
System byte address
E10
D[5]
1
Low
I/O
Data I/O
E11
VSSOSC
Oscillator ground
PLL ground
E12
VSSIO
Pad ground
I/O ground
E13
nMEDCHG/nBROM
I
Media change interrupt input / internal ROM boot enable
E14
VDDIO
Pad power
Digital I/O power, 3.3V
E15
D[9]
1
Low
I/O
Data I/O
E16
D[10]
1
Low
I/O
Data I/O
F1
PB[5]
1
Input
I
GPIO port B
F2
PB[3]
1
Input
I
GPIO port B
F3
VSSIO
Pad ground
I/O ground
F4
TXD[2]
1
High
O
UART 2 transmit data output
F5
RUN/CLKEN
1
Low
O
Run output / clock enable output
F6
VSSIO
Pad ground
I/O ground
F7
SDCKE
2
Low
O
SDRAM clock enable output
F8
DD[3]
1
Low
O
LCD serial display data
F9
A[1]
2
Low
O
System byte address
F10
D[6]
1
Low
I/O
Data I/O
F11
VSSRTC
RTC ground
Real time clock ground
F12
BATOK
I
Battery OK input
Table 22. 256-Ball PBGA Ball Listing (Continued)
Ball Location
Name
Strength
Reset
State
Type
Description
相關(guān)PDF資料
PDF描述
EP7312-IR-90 HIGH-PERFORMANCE, LOW-POWER SYSTEM ON CHIP WITH SDRAM AND ENHANCED DIGITAL AUDIO INTERFACE
EP9301 Entry-level ARM9 System-on-chip Processor
EP9301-CQ Entry-level ARM9 System-on-chip Processor
EP9301-CQZ Entry-level ARM9 System-on-chip Processor
EP9301-EQ Entry-level ARM9 System-on-chip Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP7312-ER-C 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH SDRAM AND ENHANCED DIGITAL AUDIO INTERFACE
EP7312-EV-90 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:HIGH-PERFORMANCE, LOW-POWER SYSTEM ON CHIP WITH SDRAM AND ENHANCED DIGITAL AUDIO INTERFACE
EP7312-EV-C 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH SDRAM AND ENHANCED DIGITAL AUDIO INTERFACE
EP7312-IB 功能描述:IC ARM720T MCU 74MHZ 256-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:EP7 標(biāo)準(zhǔn)包裝:1,500 系列:AVR® ATtiny 核心處理器:AVR 芯體尺寸:8-位 速度:16MHz 連通性:I²C,LIN,SPI,UART/USART,USI 外圍設(shè)備:欠壓檢測/復(fù)位,POR,PWM,溫度傳感器,WDT 輸入/輸出數(shù):16 程序存儲器容量:8KB(4K x 16) 程序存儲器類型:閃存 EEPROM 大小:512 x 8 RAM 容量:512 x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 11x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:20-SOIC(0.295",7.50mm 寬) 包裝:帶卷 (TR)
EP7312-IB-90 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:High-performance, Low-power, System-on-chip with SDRAM & Enhanced with SDRAM & Enhanced