- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362742 > EP7312-CV-C (Cirrus Logic, Inc.) HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH SDRAM AND ENHANCED DIGITAL AUDIO INTERFACE PDF資料下載
參數(shù)資料
| 型號： | EP7312-CV-C |
| 廠商： | Cirrus Logic, Inc. |
| 英文描述： | HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH SDRAM AND ENHANCED DIGITAL AUDIO INTERFACE |
| 中文描述： | 高性能，低功率系統(tǒng)，片上內(nèi)存和增強的數(shù)字音頻接口 |
| 文件頁數(shù)： | 49/64頁 |
| 文件大?。?/td> | 1710K |
| 代理商： | EP7312-CV-C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
DS508PP5
Copyright Cirrus Logic, Inc. 2003
(All Rights Reserved)
49
EP7312
High-Performance, Low-Power System on Chip
256-Ball PBGA Ball Listing
Thelist is ordered by ball location.
Table 22. 256-Ball PBGA Ball Listing
Ball Location
Name
Strength
Reset
State
Type
Description
A1
VDDIO
Pad power
Digital I/O power, 3.3 V
A2
nCS[4]
1
High
O
Chip select 4
A3
nCS[1]
1
High
O
Chip select 1
A4
SDCLK
2
Low
O
SDRAM clock out
A5
SDQM[3]
2
Low
O
SDRAM byte lane mask
A6
DD[1]
1
Low
O
LCD serial display data
A7
M
1
Low
O
LCD AC bias drive
A8
VDDIO
Pad power
Digital I/O power, 3.3 V
A9
D[0]
1
Low
I/O
Data I/O
A10
D[2]
1
Low
I/O
Data I/O
A11
A[3]
2
Low
O
System byte address
A12
VDDIO
Pad power
Digital I/O power, 3.3V
A13
A[6]
1
Low
O
System byte address
A14
MOSCOUT
O
Main oscillator out
A15
VDDOSC
Oscillator power
Oscillator power in, 2.5 V
A16
VSSIO
Pad ground
I/O ground
B1
nCS[5]
1
Low
O
Chip select 5
B2
VDDIO
Pad power
Digital I/O power, 3.3 V
B3
nCS[3]
1
High
O
Chip select 3
B4
nMOE/nSDCAS
1
High
O
ROM, expansion OP enable/SDRAM CAS control signal
B5
VDDIO
Pad power
Digital I/O power, 3.3 V
B6
nSDCS[1]
1
High
O
SDRAM chip select 1
B7
DD[2]
1
Low
O
LCD serial display data
B8
CL[1]
1
Low
O
LCD line clock
B9
VDDCORE
Core power
Digital core power, 2.5V
B10
D[1]
1
Low
I/O
Data I/O
B11
A[2]
2
Low
O
System byte address
B12
A[4]
1
Low
O
System byte address
B13
A[5]
1
Low
O
System byte address
B14
WAKEUP
Schmitt
I
System wake up input
B15
VDDIO
Pad power
Digital I/O power, 3.3 V
B16
nURESET
Schmitt
I
User reset input
C1
VDDIO
Pad power
Digital I/O power, 3.3V
C2
EXPCLK
1
I
Expansion clock input
C3
VSSIO
Pad ground
I/O ground
C4
VDDIO
Pad power
Digital I/O power, 3.3 V
C5
VSSIO
Pad ground
I/O ground
C6
VSSIO
Pad ground
I/O ground
C7
VSSIO
Pad ground
I/O ground
C8
VDDIO
Pad power
Digital I/O power, 3.3 V
C9
VSSIO
Pad ground
I/O ground
C10
VSSIO
Pad ground
I/O ground
C11
VSSIO
Pad ground
I/O ground
C12
VDDIO
Pad power
Digital I/O power, 3.3 V
C13
VSSIO
Pad ground
I/O ground
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EP7312-EB-90 | HIGH-PERFORMANCE, LOW-POWER SYSTEM ON CHIP WITH SDRAM AND ENHANCED DIGITAL AUDIO INTERFACE |
| EP7312-EB-C | HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH SDRAM AND ENHANCED DIGITAL AUDIO INTERFACE |
| EP7312-ER-C | HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH SDRAM AND ENHANCED DIGITAL AUDIO INTERFACE |
| EP7312-IR-C | GT 3C 3#16S PIN PLUG |
| EP7312-CR-90 | HIGH-PERFORMANCE, LOW-POWER SYSTEM ON CHIP WITH SDRAM AND ENHANCED DIGITAL AUDIO INTERFACE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EP7312-CVZ | 功能描述:音頻片上系統(tǒng) - SoC IC Hgh-Prfrmnc Low- Power SOC w/SDRAM RoHS:否 制造商:Cirrus Logic |
| EP7312-CVZ-90 | 功能描述:音頻片上系統(tǒng) - SoC IC Hgh-Prfrmnc Low- Power SOC w/SDRAM RoHS:否 制造商:Cirrus Logic |
| EP7312-CVZR | 功能描述:音頻片上系統(tǒng) - SoC IC Hgh-Prfrmnc Low- Power SOC w/SDRAM RoHS:否 制造商:Cirrus Logic |
| EP7312-EB-90 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:HIGH-PERFORMANCE, LOW-POWER SYSTEM ON CHIP WITH SDRAM AND ENHANCED DIGITAL AUDIO INTERFACE |
| EP7312-EB-C | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH SDRAM AND ENHANCED DIGITAL AUDIO INTERFACE |
發(fā)布緊急采購，3分鐘左右您將得到回復。