參數(shù)資料
型號(hào): EP4S40G2F40I2
廠商: Altera
文件頁(yè)數(shù): 37/82頁(yè)
文件大小: 0K
描述: IC STRATIX IV FPGA 230K 1517FBGA
產(chǎn)品培訓(xùn)模塊: Three Reasons to Use FPGA's in Industrial Designs
標(biāo)準(zhǔn)包裝: 3
系列: STRATIX® IV GT
LAB/CLB數(shù): 9120
邏輯元件/單元數(shù): 228000
RAM 位總計(jì): 17544192
輸入/輸出數(shù): 654
電源電壓: 0.92 V ~ 0.98 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 1517-BBGA
供應(yīng)商設(shè)備封裝: 1517-FBGA(40x40)
Chapter 1: DC and Switching Characteristics for Stratix IV Devices
1–34
Switching Characteristics
March 2014
Altera Corporation
Stratix IV Device Handbook
Volume 4: Device Datasheet and Addendum
Table 1–25 through Table 1–28 lists the typical differential VOD termination settings for
Stratix IV GX and GT devices.
Table 1–29 lists typical transmitter pre-emphasis levels in dB for the first post tap
under the following conditions (low-frequency data pattern [five 1s and five 0s] at
6.25 Gbps). The levels listed in Table 1–29 are a representation of possible
pre-emphasis levels under the specified conditions only and that the pre-emphasis
levels may change with data pattern and data rate.
f To predict the pre-emphasis level for your specific data rate and pattern, run
simulations using the Stratix IV HSSI HSPICE models.
Table 1–25. Typical VOD Setting, TX Term = 85
Symbol
VOD Setting (mV)
0
123
45
67
VOD differential
peak-to-peak Typical (mV)
170 ±
20%
340 ±
20%
510 ±
20%
595 ±
20%
680 ±
20%
765 ±
20%
850 ±
20%
1020 ±
20%
Table 1–26. Typical VOD Setting, TX Term = 100
Symbol
VOD Setting (mV)
012
34
567
VOD differential
peak-to-peak Typical (mV)
200 ±
20%
400 ±
20%
600 ±
20%
700 ±
20%
800 ±
20%
900 ±
20%
1000
± 20%
1200
± 20%
Table 1–27. Typical VOD Setting, TX Term = 120
Symbol
VOD Setting (mV)
0123456
VOD differential
peak-to-peak Typical (mV)
240 ±
20%
480 ±
20%
720 ±
20%
840 ±
20%
960 ±
20%
1080 ±
20%
1200 ±
20%
Table 1–28. Typical VOD Setting, TX Term = 150
Symbol
VOD Setting (mV)
01
23
45
VOD differential
peak-to-peak Typical (mV)
300 ±
20%
600 ±
20%
900 ±
20%
1050 ±
20%
1200 ±
20%
1350 ±
20%
Table 1–29. Transmitter Pre-Emphasis Levels for Stratix IV Devices (Part 1 of 2)
Pre-Emphasis 1st
Post-Tap Setting
VOD Setting
0
123
4567
0
000
0000
1
N/A
0.7
00
0000
2
N/A
1
0.3
0
0000
3
N/A
1.5
0.6
0
0000
相關(guān)PDF資料
PDF描述
EP4SE530F43I3 IC STRATIX IV FPGA 530K 1760FBGA
EP4SE530F43C2 IC STRATIX IV FPGA 530K 1760FBGA
EP4SE820H35C3N IC STRATIX IV FPGA 820K 1152HBGA
EP4SE820H35I4N IC STRATIX IV FPGA 820K 1152HBGA
EP2S180F1508I4 IC STRATIX II FPGA 180K 1508FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP4S40G2F40I2N 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Stratix IV 9120 LABs 654 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4S40G2F40I3 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Stratix IV 9120 LABs 654 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4S40G2F40I3N 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Stratix IV 9120 LABs 654 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4S40G5H40C2NES1 制造商:Altera Corporation 功能描述:IC FPGA 654 I/O 1517HBGA
EP4S40G5H40I1 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Stratix IV 21248 LABs 654 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256