Altera Corporation
5–5
April 2011
Stratix II Device Handbook, Volume 1
DC & Switching Characteristics
VOL
Low-level output voltage
0.45
V
(1)
Stratix II devices comply to the narrow range for the supply voltage as specified in the EIA/JEDEC Standard,
JESD8-B.
(2)
This specification is supported across all the programmable drive strength settings available for this I/O standard
as shown in the Stratix II Architecture chapter in volume 1 of the Stratix II Device Handbook.
Table 5–6. LVCMOS Specifications
Symbol
Parameter
Conditions
Minimum
Maximum
Unit
Output supply voltage
3.135
3.465
V
VIH
High-level input voltage
1.7
4.0
V
VIL
Low-level input voltage
–0.3
0.8
V
VOH
High-level output voltage
VCCIO = 3.0,
VCCIO – 0.2
V
VOL
Low-level output voltage
VCCIO = 3.0,
0.2
V
(1)
Stratix II devices comply to the narrow range for the supply voltage as specified in the EIA/JEDEC Standard,
JESD8-B.
(2)
This specification is supported across all the programmable drive strength available for this I/O standard as
shown in the Stratix II Architecture chapter in volume 1 of the Stratix II Device Handbook.
Table 5–7. 2.5-V I/O Specifications
Symbol
Parameter
Conditions
Minimum
Maximum
Unit
Output supply voltage
2.375
2.625
V
VIH
High-level input voltage
1.7
4.0
V
VIL
Low-level input voltage
–0.3
0.7
V
VOH
High-level output voltage
2.0
V
VOL
Low-level output voltage
0.4
V
(1)
Stratix II devices VCCIO voltage level support of 2.5 ± -5% is narrower than defined in the Normal Range of the
EIA/JEDEC standard.
(2)
This specification is supported across all the programmable drive settings available for this I/O standard as shown
in the Stratix II Architecture chapter in volume 1 of the Stratix II Device Handbook.
Table 5–5. LVTTL Specifications (Part 2 of 2)
Symbol
Parameter
Conditions
Minimum
Maximum
Unit