參數(shù)資料
型號(hào)： EP2AGX260EF29I3
廠商： Altera
文件頁(yè)數(shù)： 61/90頁(yè)
文件大?。?/td> 0K
描述： IC ARRIA II GX FPGA 260K 780FBGA
標(biāo)準(zhǔn)包裝： 4
系列： Arria II GX
LAB/CLB數(shù)： 10260
邏輯元件/單元數(shù)： 244188
RAM 位總計(jì)： 12038144
輸入/輸出數(shù)： 372
電源電壓： 0.87 V ~ 0.93 V
安裝類(lèi)型： 表面貼裝
工作溫度： -40°C ~ 100°C
封裝/外殼： 780-BBGA
供應(yīng)商設(shè)備封裝： 780-FBGA（29x29）
1–56
Chapter 1: Device Datasheet for Arria II Devices
Switching Characteristics
December 2013
Altera Corporation
tDLOCK
Time required to lock dynamically (after switchover or
reconfiguring any non-post-scale counters/delays)
——
1
ms
fCLBW
PLL closed-loop low bandwidth
—
0.3
—
MHz
PLL closed-loop medium bandwidth
—
1.5
—
MHz
PLL closed-loop high bandwidth (7)
—4
—
MHz
tPLL_PSERR
Accuracy of PLL phase shift
—
±50
ps
tARESET
Minimum pulse width on the areset signal
10
—
ns
tINCCJ (3), (4)
Input clock cycle to cycle jitter (FREF ≥ 100 MHz)
—
0.15
UI (p-p)
Input clock cycle to cycle jitter (FREF < 100 MHz)
—
±750
ps (p-p)
tOUTPJ_DC (5)
Period Jitter for dedicated clock output (FOUT ≥ 100 MHz)
—
175
ps (p-p)
Period Jitter for dedicated clock output (FOUT < 100 MHz)
—
17.5
mUI (p-p)
tOUTCCJ_DC (5)
Cycle to Cycle Jitter for dedicated clock output
(FOUT ≥ 100 MHz)
—
175
ps (p-p)
Cycle to Cycle Jitter for dedicated clock output
(FOUT < 100 MHz)
—
17.5
mUI (p-p)
tOUTPJ_IO (5),
Period Jitter for clock output on regular I/O
(FOUT ≥ 100 MHz)
—
600
ps (p-p)
Period Jitter for clock output on regular I/O
(FOUT < 100 MHz)
—
60
mUI (p-p)
tOUTCCJ_IO (5),
Cycle to Cycle Jitter for clock output on regular I/O
(FOUT ≥ 100 MHz)
—
600
ps (p-p)
Cycle to Cycle Jitter for clock output on regular I/O
(FOUT < 100 MHz)
—
60
mUI (p-p)
tCASC_OUTPJ_DC
Period Jitter for dedicated clock output in cascaded PLLs
(FOUT ≥100MHz)
—
250
ps (p-p)
Period Jitter for dedicated clock output in cascaded PLLs
(FOUT < 100MHz)
—
25
mUI (p-p)
fDRIFT
Frequency drift after PFDENA is disabled for duration of
100 us
—
±10
%
Notes to Table 1–45:
(1) This specification is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O
standard.
(2) This specification is limited by the lower of the two: I/O FMAX or FOUT of the PLL.
(3) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source that is less
than 120 ps.
(4) FREF is fIN/N when N = 1.
(5) Peak-to-peak jitter with a probability level of 10–12 (14 sigma, 99.99999999974404% confidence level). The output jitter specification applies
to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a
different measurement method and are available in Table 1–64 on page 1–71.
(6) The cascaded PLL specification is only applicable with the following condition:
a. Upstream PLL: 0.59 Mhz
Upstream PLL BW < 1 MHz
b. Downstream PLL: Downstream PLL BW > 2 MHz
(7) High bandwidth PLL settings are not supported in external feedback mode.
(8) External memory interface clock output jitter specifications use a different measurement method, which is available in Table 1–63 on
Table 1–45. PLL Specifications for Arria II GZ Devices (Part 2 of 2)
Symbol
Parameter
Min
Typ
Max
Unit
相關(guān)PDF資料
PDF描述
EP2AGX190FF35I3 IC ARRIA II GX 190K 1152FBGA
EP2AGX190EF29I3 IC ARRIA II GX FPGA 190K 780FBGA
EP2AGX125DF25I3 IC ARRIA II GX FPGA 125K 572FBGA
EP2AGX95EF35I3 IC ARRIA II GX FPGA 95K 1152FBGA
EP2AGX95EF29I3 IC ARRIA II GX FPGA 95K 780FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP2AGX260EF29I3N 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 FPGA - Arria II GX 10260 LABs 372 IO RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX260EF29I5 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 FPGA - Arria II GX 10260 LABs 372 IO RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX260EF29I5N 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 FPGA - Arria II GX 10260 LABs 372 IO RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX260FF35C4 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 FPGA - Arria II GX 10260 LABs 612 IO RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX260FF35C4N 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 FPGA - Arria II GX 10260 LABs 612 IO RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*