參數(shù)資料
型號(hào): EP20K60EQI208-3ES
元件分類: 電源監(jiān)測
英文描述: Dual Voltage Monitor with Intergrated CPU Supervisor
中文描述: 雙電壓監(jiān)視器集成CPU監(jiān)控
文件頁數(shù): 83/114頁
文件大?。?/td> 1623K
代理商: EP20K60EQI208-3ES
70
Altera Corporation
APEX 20K Programmable Logic Device Family Data Sheet
Figure 35 shows the output drive characteristics of APEX 20KE devices.
Figure 35. Output Drive Characteristics of APEX 20KE Devices
Timing Model
The high-performance FastTrack and MegaLAB interconnect routing
resources ensure predictable performance, accurate simulation, and
accurate timing analysis. This predictable performance contrasts with that
of FPGAs, which use a segmented connection scheme and therefore have
unpredictable performance.
Vo Output Voltage (V)
IOL
IOH
2
4
6
8
10
12
14
16
18
20
22
24
26
Vo Output Voltage (V)
IOL
IOH
5
10
15
20
45
0.5
1
1.5
22.5
3
25
30
35
40
50
55
60
Typical IO
Output
Current (mA)
10
20
30
40
50
60
70
80
90
0.5
1
1.5
2
2.5
3
Vo Output Voltage (V)
VCCINT = 1.8 V
VCCIO = 3.3 V
Room Temperature
IOH
IOL
Typical IO
Output
Current (mA)
100
110
120
0.5
1
1.5
2.0
VCCINT = 1.8 V
VCCIO = 2.5V
Room Temperature
VCCINT = 1.8V
VCCIO = 1.8V
Room Temperature
Typical IO
Output
Current (mA)
相關(guān)PDF資料
PDF描述
EP20K60EQI240-1ES Dual Voltage Monitor with Intergrated CPU Supervisor
EP20K60EQI240-2ES FPGA
EP20K60EQI240-3ES FPGA
EP20K60ERC208-1ES Dual Voltage Monitor with Intergrated CPU Supervisor
EP20K60ERC208-2ES Dual Voltage Monitor with Intergrated CPU Supervisor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP20K60EQI240-1ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K60EQI240-2ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K60EQI240-3ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K60ERC208-1ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K60ERC208-2ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA