參數(shù)資料
型號: EP20K400ERC240-2
廠商: ALTERA CORP
元件分類: PLD
英文描述: LOADABLE PLD, PQFP240
封裝: HEAT SINK, POWER, QFP-240
文件頁數(shù): 34/65頁
文件大?。?/td> 781K
代理商: EP20K400ERC240-2
26
Altera Corporation
APEX 20K Programmable Logic Device Family Data Sheet
Preliminary Information
Notes to tables:
(1)
Consult Altera for up-to-date information on package availability and exact pin counts.
(2)
I/O counts include dedicated input and clock pins.
(3)
APEX 20K device package types include thin quad flat pack (TQFP), plastic quad flat pack (PQFP), power quad flat
pack (RQFP), 1.27-mm pitch ball-grid array (BGA), 1.00-mm pitch FineLine BGA, and pin-grid array (PGA)
packages.
(4)
All FineLine BGA packages, except the 196-pin package, are footprint-compatible via the SameFrame feature.
Therefore, designers can design a board to support a variety of devices, providing a flexible migration path across
densities and pin counts. Device migration is fully supported by Altera development tools. See “SameFrame
Pin-Outs” on page 65 for more information.
Table 4. APEX 20K FineLine BGA Package & Footprint Migration Path
Device
196-Pin
324-Pin
400-Pin
484-Pin
672-Pin
784-Pin
EP20K100
v
v (4)
EP20K100E
v
v (4)
EP20K160E
v
v (4)
EP20K200
v
v (4)
EP20K200E
v
v (4)
EP20K300E
v
v (4)
EP20K400
v
v (4)
EP20K400E
v
v (4)
EP20K600E
v
EP20K1000E
v
Table 5. APEX 20K QFP, BGA & PGA Package Sizes
Feature
144-Pin TQFP 208-Pin QFP 240-Pin QFP 356-Pin BGA 652-Pin BGA 655-Pin PGA
Pitch (mm)
0.50
1.27
Area (mm2)
484
936
1,197
1,225
2,025
3,906
Length
× Width
(mm
× mm)
22
× 22
30.6
× 30.6
34.6
× 34.6
35
× 35
45
× 45
62.5
× 62.5
Table 6. APEX 20K FineLine BGA Package Sizes
Feature
196-Pin
324-Pin
400-Pin
484-Pin
672-Pin
784-Pin
Pitch (mm)
1.00
Area (mm2)
225
361
441
529
729
841
Length
× Width
(mm
× mm)
15
× 15
19
× 19
21
× 21
23
× 23
27
× 27
29
× 29
相關(guān)PDF資料
PDF描述
EP20K400ERC240-3 LOADABLE PLD, PQFP240
EP20K400ERI240-1 LOADABLE PLD, PQFP240
EP20K400ERI240-2 LOADABLE PLD, PQFP240
EP20K400ERI240-3 LOADABLE PLD, PQFP240
EP20K400FC672-3X LOADABLE PLD, 3.6 ns, PBGA672
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP20K400FC672-1 功能描述:FPGA - 現(xiàn)場可編程門陣列 CPLD - APEX 20K 1664 Macros 502 IO RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP20K400FC672-1ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K400FC672-1X 功能描述:FPGA - 現(xiàn)場可編程門陣列 CPLD - APEX 20K 1664 Macros 502 IO RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP20K400FC672-2 功能描述:FPGA - 現(xiàn)場可編程門陣列 CPLD - APEX 20K 1664 Macros 502 IO RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP20K400FC672-2ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA