- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299031 > EP20K200BC784-3 (ALTERA CORP) LOADABLE PLD, PBGA784 PDF資料下載
參數(shù)資料
| 型號： | EP20K200BC784-3 |
| 廠商： | ALTERA CORP |
| 元件分類： | PLD |
| 英文描述： | LOADABLE PLD, PBGA784 |
| 文件頁數(shù)： | 2/65頁 |
| 文件大?。?/td> | 781K |
| 代理商： | EP20K200BC784-3 |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁
32
Altera Corporation
APEX 20K Programmable Logic Device Family Data Sheet
Preliminary Information
Figure 3. LAB Structure
Each LAB contains dedicated logic for driving control signals to its LEs.
The control signals include clock, clock enable, asynchronous clear,
asynchronous preset, asynchronous load, synchronous clear, and
synchronous load signals. A maximum of six control signals can be used
at a time. Although synchronous load and clear signals are generally used
when implementing counters, they can also be used with other functions.
Each LAB can use two clocks and two clock enable signals. Each LAB’s
clock and clock enable signals are linked (e.g., any LE in a particular LAB
using CLK1 will also use CLKENA1). LEs with the same clock but different
clock enable signals either use both clock signals in one LAB or are placed
into separate LABs.
If both the rising and falling edges of a clock are used in an LAB, both
LAB-wide clock signals are used.
To/From
Adjacent LAB,
ESB, or IOEs
To/From
Adjacent LAB,
ESB, or IOEs
The 10 LEs in the LAB are driven by
two local interconnect areas. These LEs
can drive two local interconnect areas.
Local Interconnect
LEs drive local,
MegaLAB, row,
and column
interconnects.
Column
Interconnect
Row
Interconnect
MegaLAB Interconnect
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EP20K200BI784-1 | LOADABLE PLD, PBGA784 |
| EP20K200BI784-2 | LOADABLE PLD, PBGA784 |
| EP20K200BI784-3 | LOADABLE PLD, PBGA784 |
| EP20K200EFC784-1 | LOADABLE PLD, PBGA784 |
| EP20K200EFC784-2 | LOADABLE PLD, PBGA784 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EP20K200BI356-1ES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA |
| EP20K200BI356-2ES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA |
| EP20K200BI356-3ES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA |
| EP20K200C | 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Programmable Logic |
| EP20K200CB356C7 | 制造商:Altera Corporation 功能描述:IC APEX 20KC FPGA 356BGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。