
Altera Corporation
6–65
June 2006
Stratix GX Device Handbook, Volume 1
DC & Switching Characteristics
tFCOMP
External feedback clock compensation
6ns
fOUT
Output frequency for internal global or
regional clock
0.3
420
MHz
fOUT_EXT
Output frequency for external clock
(2)0.3
434
MHz
tOUTDUTY
Duty cycle for external clock output
(when set to 50%)
45
55
%
tJITTER
Period jitter for external clock output
(5)±100 ps for >200 MHz outclk
±20 mUI for <200 MHz outclk
ps or
mUI
tCONFIG5,6
Time required to reconfigure the scan
chains for PLLs 5 and 6
289/fSCANCLK
tCONFIG11,12
Time required to reconfigure the scan
chains for PLLs 11 and 12
193/fSCANCLK
tSCANCLK
scanclk
22
MHz
tDLOCK
Time required to lock dynamically (after
switchover or reconfiguring any non-
100
μs
tLOCK
Time required to lock from end of
device configuration
(10)10
400
μs
fVCO
PLL internal VCO operating range
300
MHz
Table 6–90. Enhanced PLL Specifications for -7 Speed Grade (Part 2 of 3)
Symbol
Parameter
Min
Typ
Max
Unit