參數(shù)資料
型號(hào): EP1SGX10DF672C7N
廠商: Altera
文件頁(yè)數(shù): 542/1456頁(yè)
文件大?。?/td> 0K
描述: IC STRATIX GX FPGA 10KLE 672FBGA
產(chǎn)品培訓(xùn)模塊: Three Reasons to Use FPGA's in Industrial Designs
標(biāo)準(zhǔn)包裝: 20
系列: Stratix® GX
LAB/CLB數(shù): 1057
邏輯元件/單元數(shù): 10570
RAM 位總計(jì): 920448
輸入/輸出數(shù): 362
電源電壓: 1.425 V ~ 1.575 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 672-BBGA
供應(yīng)商設(shè)備封裝: 672-BGA(27x27)
Altera Corporation
4–99
February 2005
Stratix GX Device Handbook, Volume 1
Stratix GX Architecture
Figure 4–60. Column I/O Block Connection to the Interconnect
(1)
The 16 control signals are composed of four output enables io_boe[3..0], four clock enables io_bce[3..0],
four clocks io_bclk[3..0], and four clear signals io_bclr[3..0].
(2)
The 42 data and control signals consist of 12 data out lines; six lines each for DDR applications
io_dataouta[5..0]
and io_dataoutb[5..0], six output enables io_coe[5..0], six input clock enables
io_cce_in[5..0]
, six output clock enables io_cce_out[5..0], six clocks io_cclk[5..0], and six clear
signals io_cclr[5..0].
16 Control
Signals from I/O
Interconnect (1)
42 Data &
Control Signals
from Logic Array (2)
Vertical I/O
Block Contains
up to Six IOEs
I/O Block
Local Interconnect
I/O Interconnect
IO_datain[3:0]
R4, R8 & R24
Interconnects
LAB Local
Interconnect
C4, C8 & C16
Interconnects
16
42
LAB
io_clk[7..0]
Vertical I/O Block
相關(guān)PDF資料
PDF描述
ABB45DHBN CONN EDGECARD 90POS R/A .050 SLD
IDT71256SA20YG IC SRAM 256KBIT 20NS 28SOJ
IDT71256SA20YGI IC SRAM 256KBIT 20NS 28SOJ
ABB45DHBD CONN EDGECARD 90POS R/A .050 SLD
FSM25DSEI CONN EDGECARD 50POS .156 EYELET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP1SGX10DF672I6 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Stratix I GX 1057 LABs 362 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP1SGX10DF672I6N 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Stratix I GX 1057 LABs 362 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP1SGX25 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:1. Enhanced Configuration Devices (EPC4, EPC8, and EPC16) Data Sheet
EP1SGX25C 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:StratixGX FPGA Family
EP1SGX25CF672C5 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Stratix I GX 2566 LABs 455 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256