參數(shù)資料
型號(hào): EP1C6T240I6ES
廠商: Altera Corporation
英文描述: Cyclone FPGA Family Data Sheet
中文描述: 氣旋的FPGA系列數(shù)據(jù)手冊(cè)
文件頁數(shù): 47/104頁
文件大?。?/td> 763K
代理商: EP1C6T240I6ES
Altera Corporation
January 2007
2–41
Preliminary
I/O Structure
Figure 2–28. Row I/O Block Connection to the Interconnect
Notes to
Figure 2–28
:
(1)
The 21 data and control signals consist of three data out lines,
io_dataout[2..0]
, three output enables,
io_coe[2..0]
, three input clock enables,
io_cce_in[2..0]
, three output clock enables,
io_cce_out[2..0]
,
three clocks,
io_cclk[2..0]
, three asynchronous clear signals,
io_caclr[2..0]
, and three synchronous clear
signals,
io_csclr[2..0]
.
(2)
Each of the three IOEs in the row I/O block can have one
io_datain
input (combinatorial or registered) and one
comb_io_datain
(combinatorial) input.
21
R4 Interconnects
C4 Interconnects
I/O Block Local
Interconnect
21 Data and
Control Signals
from Logic Array (1)
io_datain[2..0] and
comb_io_datain[2..0]
(2)
io_clk[5:0]
Row I/O Block
Contains up to
Three IOEs
Direct Link
Interconnect
to Adjacent LAB
Direct Link
Interconnect
from Adjacent LAB
LAB Local
Interconnect
LAB
Row
I/O Block
相關(guān)PDF資料
PDF描述
EP1C6T240I7ES Cyclone FPGA Family Data Sheet
EP1C6T240I8ES Cyclone FPGA Family Data Sheet
EP1C6T256C6ES Cyclone FPGA Family Data Sheet
EP1C6T256C7ES Cyclone FPGA Family Data Sheet
EP1C6T256C8ES Cyclone FPGA Family Data Sheet
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP1F 制造商:NEC 制造商全稱:NEC 功能描述:HIGH HEAT RESISTIVITY
EP1F-B3G1 制造商:NEC 制造商全稱:NEC 功能描述:HIGH HEAT RESISTIVITY
EP1FB3G1S 制造商:World Products 功能描述:Electromechanical Relay SPDT 25A 12VDC 225Ohm Through Hole
EP1F-B3G1T 制造商:NEC 制造商全稱:NEC 功能描述:HIGH HEAT RESISTIVITY
EP1F-B3G1TT 制造商:NEC 制造商全稱:NEC 功能描述:HIGH HEAT RESISTIVITY