參數(shù)資料
型號: EP1810
廠商: Altera Corporation
英文描述: Classic EPLD Family(典型EPLD系列器件)
中文描述: 經(jīng)典系列可編程邏輯器件(典型可編程邏輯器件系列器件)
文件頁數(shù): 11/15頁
文件大?。?/td> 227K
代理商: EP1810
Altera Corporation
979
AN 78: Understanding MAX 5000 & Classic Timing
For Classic devices,
Figure 6
shows part of a
7483
TTL macrofunction (a
4-bit full adder). The Report File gives the following equations for
s1
, the
least significant bit of the adder:
S1
_EQ002 = A1 & B1 & C0
# !A1 & B1 & !C0
# A1 & !B1 & !C0
# !A1 & !B1 & C0;
= LCELL(_EQ002);
Figure 6. Adder Logic Timing for Classic Architecture
The
s1
output is the output of the macrocell which contains the
combinatorial logic. The
_EQ002
represents the equation that logically
represents the synthesized implementation of
a1
,
b1
, and
c0
. Therefore,
the timing delay for
s1
in Classic devices is as follows:
t
IN
+ t
LAD
+ t
OD
Example 2: Second Bit of 7483 TTL Macrofunction
For complex logic that requires expanders (represented as
_X
<number>
in
Report Files), the expander array delay,
t
SEXP
, is added to the delay
element.
tLAD
t
OD
tIN
a1
c0
b1
s1
相關(guān)PDF資料
PDF描述
EP610 Classic EPLD Family(典型EPLD系列器件)
EP910 Classic EPLD Family(典型EPLD系列器件)
EP7209 Ultra-Low-Power Audio Decoder System-on-Chip
EP7211 HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER
EP7211-CP-A HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP1810-20 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:High-Performance 48-Macrocell Devices
EP1810-25 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:High-Performance 48-Macrocell Devices
EP1810-35 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:High-Performance 48-Macrocell Devices
EP1810-45 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:High-Performance 48-Macrocell Devices
EP1810EPLD 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:High-Performance 48-Macrocell Devices