參數(shù)資料
型號(hào): ENC424J600-I/PT
廠商: Microchip Technology
文件頁數(shù): 17/168頁
文件大?。?/td> 0K
描述: IC ETHERNET CTRLR W/SPI 44-TQFP
視頻文件: Fast 100 Mbps Ethernet PICtail Plus Overview
標(biāo)準(zhǔn)包裝: 160
控制器類型: 以太網(wǎng)控制器(IEEE 802.3)
接口: SPI
電源電壓: 3 V ~ 3.6 V
電流 - 電源: 96mA
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 44-TQFP
供應(yīng)商設(shè)備封裝: 44-TQFP(10x10)
包裝: 托盤
產(chǎn)品目錄頁面: 684 (CN2011-ZH PDF)
配用: AC164132-ND - BOARD DAUGHTER PICTAIL ETHERNET
2007 Microchip Technology Inc.
DS39599G-page 111
PIC18F2220/2320/4220/4320
10.5
PORTE, TRISE and LATE
Registers
PORTE is available only in PIC18F4X20 devices.
PIC18F2X20 devices always will read back 0x00 from
PORTE.
For PIC18F4X20 devices, PORTE is a 4-bit wide port.
Three pins (RE0/AN5/RD, RE1/AN6/WR and RE2/
AN7/CS) are individually configurable as inputs or out-
puts. These pins have Schmitt Trigger input buffers.
When selected as an analog input, these pins will read
as ‘0’s.
The corresponding Data Direction register is TRISE.
Setting a TRISE bit (= 1) will make the corresponding
PORTE pin an input (i.e., put the corresponding output
driver in a high-impedance mode). Clearing a TRISE bit
(= 0) will make the corresponding PORTE pin an output
(i.e., put the contents of the output latch on the selected
pin).
TRISE controls the direction of the RE pins even when
they are being used as analog inputs. The user must
make sure to keep the pins configured as inputs when
using them as analog inputs.
The upper four bits of the TRISE register also control
the operation of the Parallel Slave Port. Their operation
is explained in Register 10-1.
The Data Latch register (LATE) is also memory
mapped. Read-modify-write operations on the LATE
register read and write the latched output value for
PORTE.
The fourth pin of PORTE (MCLR/VPP/RE3) is an input
only pin. Its operation is controlled by the MCLRE Con-
figuration
bit
in
Configuration
Register
3H
(CONFIG3H<7>). When selected as a port pin
(MCLRE = 0), it functions as a digital input only pin; as
such, it does not have TRIS or LAT bits associated with
its operation. Otherwise, it functions as the device’s
Master Clear input. In either configuration, RE3 also
functions as the programming voltage input during
programming.
EXAMPLE 10-5:
INITIALIZING PORTE
FIGURE 10-13:
BLOCK DIAGRAM OF
RE2:RE0 PINS
Note:
On a Power-on Reset, RE2:RE0 are
configured as analog inputs.
Note:
On a Power-on Reset, RE3 is enabled as
a digital input only if Master Clear
functionality is disabled.
CLRF
PORTE
; Initialize PORTE by
; clearing output
; data latches
CLRF
LATE
; Alternate method
; to clear output
; data latches
MOVLW
0x0A
; Configure A/D
MOVWF
ADCON1 ; for digital inputs
MOVLW
0x03
; Value used to
; initialize data
; direction
MOVWF
TRISC
; Set RE<0> as inputs
; RE<1> as outputs
; RE<2> as inputs
Data
Bus
WR LATE
WR TRISE
RD PORTE
Data Latch
TRIS Latch
RD TRISE
Schmitt
Trigger
Input
Buffer
Q
D
CK
Q
D
CK
EN
QD
EN
I/O pin(1)
RD LATE
or
PORTE
To Analog Converter
Note 1:
I/O pins have diode protection to VDD and VSS.
相關(guān)PDF資料
PDF描述
VI-B3M-IX-F1 CONVERTER MOD DC/DC 10V 75W
VI-B3M-IW-F2 CONVERTER MOD DC/DC 10V 100W
VI-B3L-IX-F4 CONVERTER MOD DC/DC 28V 75W
VI-B3L-IX-F2 CONVERTER MOD DC/DC 28V 75W
VI-B3L-IW-F4 CONVERTER MOD DC/DC 28V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ENC424J600T-I/ML 功能描述:以太網(wǎng) IC 10/100 Base-T Stand alone Ethernet Ctrlr RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
ENC424J600T-I/PT 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 10/100 Base-T Stand alone Ethernet Ctrlr RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
ENC424J600T-IML 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:Stand-Alone 10/100 Ethernet Controller with SPI or Parallel Interface
ENC424J600T-IPT 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:Stand-Alone 10/100 Ethernet Controller with SPI or Parallel Interface
ENC431D05A 制造商:未知廠家 制造商全稱:未知廠家 功能描述: