參數(shù)資料
型號： ENC424J600-I/PT
廠商： Microchip Technology
文件頁數(shù)： 15/168頁
文件大?。?/td> 0K
描述： IC ETHERNET CTRLR W/SPI 44-TQFP
視頻文件： Fast 100 Mbps Ethernet PICtail Plus Overview
標準包裝： 160
控制器類型： 以太網(wǎng)控制器（IEEE 802.3）
接口： SPI
電源電壓： 3 V ~ 3.6 V
電流 - 電源： 96mA
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 44-TQFP
供應(yīng)商設(shè)備封裝： 44-TQFP（10x10）
包裝： 托盤
產(chǎn)品目錄頁面： 684 (CN2011-ZH PDF)
配用： AC164132-ND - BOARD DAUGHTER PICTAIL ETHERNET
2007 Microchip Technology Inc.
DS39599G-page 109
PIC18F2220/2320/4220/4320
10.4
PORTD, TRISD and LATD
Registers
PORTD is an 8-bit wide, bidirectional port. The corre-
sponding Data Direction register is TRISD. Setting a
TRISD bit (= 1) will make the corresponding PORTD
pin an input (i.e., put the corresponding output driver in
a high-impedance mode). Clearing a TRISD bit (= 0)
will make the corresponding PORTD pin an output (i.e.,
put the contents of the output latch on the selected pin).
The Data Latch register (LATD) is also memory mapped.
Read-modify-write operations on the LATD register read
and write the latched output value for PORTD.
All pins on PORTD are implemented with Schmitt Trig-
ger input buffers. Each pin is individually configurable
as an input or output.
Three of the PORTD pins are multiplexed with outputs
P1B, P1C and P1D of the Enhanced CCP module. The
operation of these additional PWM output pins is
covered in greater detail in Section 16.0 “Enhanced
PORTD can also be configured as an 8-bit wide micro-
processor port (Parallel Slave Port) by setting control
bit, PSPMODE (TRISE<4>). In this mode, the input
buffers are TTL. See Section 10.6 “Parallel Slave
Port” for additional information on the Parallel Slave
Port (PSP).
EXAMPLE 10-4:
INITIALIZING PORTD
FIGURE 10-11:
BLOCK DIAGRAM OF RD7:RD5 PINS
Note:
PORTD is only available on PIC18F4X20
devices.
Note:
On a Power-on Reset, these pins are
configured as digital inputs.
Note:
When the enhanced PWM mode is used
with either dual or quad outputs, the PSP
functions of PORTD are automatically
disabled.
CLRF
PORTD
; Initialize PORTD by
; clearing output
; data latches
CLRF
LATD
; Alternate method
; to clear output
; data latches
MOVLW
0xCF
; Value used to
; initialize data
; direction
MOVWF
TRISD
: Set RD<3:0> as inputs
; RD<5:4> as outputs
; RD<7:6> as inputs
Data Bus
WR LATD
WR TRISD
Data Latch
TRIS Latch
RD TRISD
I/O pin(1)
Q
D
CK
Q
D
CK
EN
QD
EN
RD LATD
or PORTD
0
1
0
1
Q
0
1
P
N
VDD
VSS
0
1
RD PORTD
PSP Write
PSP Read
Note 1:
I/O pins have diode protection to VDD and VSS.
TTL Buffer
Schmitt Trigger
Input Buffer
PORTD/CCP1 Select
CCP Data Out
PSPMODE
相關(guān)PDF資料
PDF描述
VI-B3M-IX-F1 CONVERTER MOD DC/DC 10V 75W
VI-B3M-IW-F2 CONVERTER MOD DC/DC 10V 100W
VI-B3L-IX-F4 CONVERTER MOD DC/DC 28V 75W
VI-B3L-IX-F2 CONVERTER MOD DC/DC 28V 75W
VI-B3L-IW-F4 CONVERTER MOD DC/DC 28V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ENC424J600T-I/ML 功能描述:以太網(wǎng) IC 10/100 Base-T Stand alone Ethernet Ctrlr RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
ENC424J600T-I/PT 功能描述:外圍驅(qū)動器與原件 - PCI 10/100 Base-T Stand alone Ethernet Ctrlr RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
ENC424J600T-IML 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:Stand-Alone 10/100 Ethernet Controller with SPI or Parallel Interface
ENC424J600T-IPT 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:Stand-Alone 10/100 Ethernet Controller with SPI or Parallel Interface
ENC431D05A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*