
EM785840/5841/5842
8-bit Micro-controller
__________________________________________________________________________________________________________________________________________________________________
* This specification is subject to change without notice.
2004/11/10 V1.2
ADCLK1 ADCLK0
Sampling rate
Operation voltage
0
0
1
1
0
1
0
1
83.3K
41.7K
20.8K
10.4K
>=3.5V
>=3.0V
>=2.5V
>=2.5V
* Please avoid AD converter rate over 50K Hz, it maybe decrease ADC’s resolution.
This is a CMOS multi-channel 10-bit successive approximation A/D converter.
Features
74.6kHz maximum conversion speed (Crystal mode) at 5V.
Adjusted full scale input
Internal (VDD) reference voltage
8 analog inputs multiplexed into one A/D converter
Power down mode for power saving
A/D conversion complete interrupt
Interrupt register, A/D control and status register, and A/D data register
Fig.6 ADC voltage control logic
Bit 5 ~ Bit 7(IN0~ IN2) : Input channel selection of AD converter
These two bits can choose one of three AD input.
IN2
IN1
IN0
0
0
0
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
*Before switch to the AD channel, please set the corresponding pin as AD input.
IOCC (PORTC I/O control, ADC control)
PAGE0 (PORTC I/O control)
7
6
5
4
X
X
X
X
-
-
-
-
Bit 1 ~ Bit 2 (IOCC1 ~ IOCC2) : PORTC(1~2) I/O direction control register
0
put the relative I/O pin as output
1
put the relative I/O pin into high impedance
Input
AD1
AD2
AD3
AD4
AD5
AD6
AD7
AD8
Pin
P90
P91
P62
P63
P64
P65
P92
P93
3
X
-
2
1
0
X
-
IOCC2
R/W-1
IOCC1
R/W-1
Programmable
divider
1/Mx
Divider
Nx
10-bit
ADC
ADCLK1~ADCLK0
fs
ADC output
PLL
ENPLL
CLK2 ~ CLK0
fpll
fadc