
EM785830AA
8-bit Micro-controller
__________________________________________________________________________________________________________________________________________________________________
* This specification is subject to be changed without notice.
12/1/2004 V1.6
VI. Pin Descriptions
PIN
POWER
AVDD
AVSS
CLOCK
XIN
XOUT
PLLC
10-bit 4 channel A/D
VREF
AD3
AD4
AD5
AD6
SPI
SCK
SDO
SDI
PWM
PWM1
I/O
POWER
POWER
I
O
I
DESCRIPTION
Power
Ground
Input pin for 32.768 kHz oscillator
Output pin for 32.768 kHz oscillator
Phase loop lock capacitor, connect a capacitor 0.047u to 0.1u to the ground.
I (P66)
I (P62)
I (P63)
I(P64)
I(P65)
IO (PORT76)
O (PORT75)
I (PORT74)
O
ADC reference input. Shared with PORT66
ADC input channel 3. Shared with PORT62
ADC input channel 4. Shared with PORT63
ADC input channel 5. Shared with PORT64
ADC input channel 6. Shared with PORT65
Master: output pin, Slave: input pin. This pin shared with PORT76.
Output pin for serial data transferring. This pin shared with PORT75.
Input pin for receiving data. This pin shared with PORT74.
Pulse width modulation output channel 1
This pin shared with PORTC1
Pulse width modulation output channel 2
This pin shared with PORTC2
PORT6 can be INPUT or OUTPUT port each bit.
PORT7 can be INPUT or OUTPUT port each bit.
PORT9 can be INPUT or OUTPUT port each bit.
PORTC can be INPUT or OUTPUT port each bit.
Interrupt sources. Once PORT70 has a falling edge or rising edge signal
(controlled by CONT register), it will generate a interruption.
Interrupt sources which has the same interrupt flag. Any pin from PORT73
has a falling edge signal, it will generate a interruption.
Low reset
PWM2
O
IO
P62 ~P67
P70 ; P73~P76
P90 ~ P97
PC1 ~ PC2
INT0
I/O
I/O
I/O
I/O
PORT70
INT3
PORT73
/RESET
I