- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362657 > ELANSC410-33AC (ADVANCED MICRO DEVICES INC) Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers PDF資料下載
參數(shù)資料
| 型號(hào)： | ELANSC410-33AC |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| 中文描述： | 32-BIT, FLASH, 33 MHz, MICROCONTROLLER, PBGA292 |
| 封裝： | PLASTIC, BGA-292 |
| 文件頁(yè)數(shù)： | 65/132頁(yè) |
| 文件大?。?/td> | 2400K |
| 代理商： | ELANSC410-33AC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)當(dāng)前第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)
élanSC400 and élanSC410 Microcontrollers Data Sheet
65
VL_BRDY
I
Local Bus Burst Ready
is asserted by the VL-bus target to indicate that it is terminating the
current burst transfer. The chip samples this signal on the rising edge of VL_LCLK.
VL_BRDY should be asserted for one VL_LCLK period per burst transfer. If VL_LRDY is
asserted at the same time as VL_BRDY, VL_BRDY is ignored and the VL-bus transfer is
terminated.
Local Bus Data/Code Status
is driven Low to indicate that code is being transferred. A High
on this signal indicates that data is being transferred.
Local Bus Memory/I/O Status
is driven Low to indicate an I/O transfer. A High on this signal
indicates a memory transfer.
Local Bus Write/Read Status
is driven Low to indicate a read transfer. A High on this signal
indicates a write.
VL_D/C
VL_M/IO
VL_W/R
O
O
O
VL_LCLK
O
Local Bus Clock
is the VL-bus clock. It is used by the VL-bus target for all timing references.
This signal is in phase with the internal CPU’s clock input.
(Rising Edge Active)
Local Bus Device Select
is asserted by the VL-bus target to indicate that it is accepting the
current transfer as indicated by the address and status lines. The VL-bus target asserts this
signal as a function of the address and status presented on the bus.
Local Bus Ready
is asserted by the VL-bus target to indicate that it is terminating the current
bus cycle. This signal is sampled by the chip on the rising edge of VL_LCLK.
Local Bus Reset
is the VL-bus master reset. It is controlled with CSC index 14h[4].
VL_LDEV
I
VL_LRDY
I
VL_RST
Power Management
ACIN
O
I
AC Supply Active
indicates to the system that it is being powered from an AC source. When
asserted, this signal can disable power management functions (if configured to do so).
Battery Low Detects
indicate to the chip the current status of the system’s primary battery
pack. BL0–BL2 can indicate various conditions of the battery as conditions change. These
inputs can be used to force the system into one of the power saving modes when activated
(Low-going Edge).
Latched Battery Low Detect 2
can be driven Low and latched on the low-going edge of the
BL2 input to indicate to the system that the chip has been forced into the Suspend mode by
a battery dead indication from the BL2 signal. It is cleared by one of the “all clear” indicators
that allow the system to resume after a battery dead indication.
Suspend/Resume Operation:
When the chip is in Hyper-Speed, High-Speed, Low-Speed,
or Standby mode, a software-configurable edge on this pin can cause the internal logic to
enter Suspend mode. When in Suspend, a software-configurable edge on this pin can cause
the chip to enter the High-Speed or Low-Speed mode. The choice of edge is configured using
the SUS_RES Pin Configuration Register at CSC index 50h.
BL2–BL0
I
LBL2
O
SUS_RES
I
Table 19.
Signal Description Table (Continued)
Signal
Type
Description
Bus Cycle Initiated
Interrupt Acknowledge
Halt/Special Cycle
I/O Read
I/O Write
Code Read
Reserved
Memory Read
Memory Write
VL_M/IO
0
0
0
0
1
1
1
1
VL_D/C
0
0
1
1
0
0
1
1
VL_W/R
0
1
0
1
0
1
0
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ELANSC410-33AI | 5566-12BGS /N/MINI FIT CONN HOUS ASSY |
| ELANSC410-66AC | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| ELANSC410-66AI | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| ELANSC400ANDELANSC410 | Single Synchronous Buck Pulse-Width Modulation (PWM) Controller; Temperature Range: 0°C to 70°C; Package: 14-SOIC T&R |
| ELANSC400 | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ELANSC410-33AI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| ELANSC410-66AC | 制造商:Advanced Micro Devices 功能描述:MCU 32-bit Elan RISC ROMLess 3.3V 292-Pin BGA 制造商:Advanced Micro Devices 功能描述:MCU 16-Bit/32-Bit Elan CISC 3.3V 292-Pin BGA 制造商:Advanced Micro Devices 功能描述:Microprocessor, 32 Bit, 292 Pin, Plastic, BGA |
| ELANSC410-66ACAD | 制造商:Advanced Micro Devices 功能描述: |
| ELANSC410-66AI | 制造商:Advanced Micro Devices 功能描述:MCU 16-Bit/32-Bit Elan CISC ROMLess 3.3V 292-Pin BGA |
| ELANSC520 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。