參數(shù)資料
型號(hào): ELANSC410-33AC
廠商: ADVANCED MICRO DEVICES INC
元件分類: 微控制器/微處理器
英文描述: Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
中文描述: 32-BIT, FLASH, 33 MHz, MICROCONTROLLER, PBGA292
封裝: PLASTIC, BGA-292
文件頁(yè)數(shù): 64/132頁(yè)
文件大?。?/td> 2400K
代理商: ELANSC410-33AC
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)當(dāng)前第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)
64
élanSC400 and élanSC410 Microcontrollers Data Sheet
Memory Interface
CASH3
–CASH0
O
Column Address Strobe High
indicates to the DRAM devices that a valid column address
is asserted on the MA lines.
These CAS signals are for the odd banks (Banks 1 and 3); CASH3–CASH2 are for the high
word; and CASH1–CASH0 is for the low word.
Column Address Strobe Low
indicates to the DRAM devices that a valid column address
is asserted on the MA lines.
CASL3–CASL0
O
These CAS signals are for the even banks (Banks 0 and 2); CASL1–CASL0 are for the low
word; CASL3–CASL2 are for the high word.
Data Bus
is used for DRAM and local bus cycles. This bus is also used when interfacing to
32-bit ROMs.
Memory Address:
The DRAM row and column addresses are multiplexed onto this bus.
Row addresses are driven onto this bus and are valid upon the falling edge of RAS. Column
addresses are driven onto this bus and are valid upon the falling edge of CAS.
Write Enable
indicates an active write cycle to the DRAM devices. This signal is also used
to three-state EDO DRAMs at the end of EDO read cycles.
ROM 32-Bit Buffer Output Enable
provides the buffer enable signal for the external
transceivers on the low word of the ROM interface. This signal is automatically provided
when the ROMCS0 interface is configured as 32 bit (the configuration can be done using
either CFG1–CFG0 or CSC index 20h[1–0]). Once ROMCS0 is configured as 32 bit, all
accesses to 32-bit ROM devices on ROMCS2–ROMCS0 result in the assertion of the
R32BFOE signal.
Row Address Strobe
indicates to the DRAM devices that a valid row address is asserted
on the MA lines.
ROM Chip Selects
are active Low outputs that provide the chip select for the BIOS ROM
and/or the ROM/Flash memory array. After power-on reset, the ROMCS0 chip select will go
active for accesses into the 64-Kbyte segment that contains the boot vector, at address
3FF0000h to 3FFFFFFh. ROMCS0 can be driven active during a linear (direct) address
decode of certain addresses in the high memory (00A0000h–00FFFFFh) region. By default,
direct-mapped accesses to the 64-Kbyte region from 00FFFF0h to 00FFFFFh are enabled
to support Legacy PC/AT BIOS. This area is known as the aliased boot vector. It can also be
activated by accessing a Memory Management System (MMS) page that points to the ROM0
address space. ROMCS1 is activated only when accessing an MMS page that points to it. A
third, MMS-mappable ROMCS2 signal is available by reconfiguring one of the chip’s General
Purpose Input Output (GPIO) pins for this function and also requires the use of MMS to
access devices connected to it.
ROM Read
indicates that the current cycle is a read of the currently selected ROM device.
When this signal is asserted, the selected ROM device can drive data onto the data bus.
ROM Write
indicates that the current cycle is a write of the currently selected ROM device.
When this signal is asserted, the selected ROM device can latch data from the data bus.
D31–D0
B
MA12–MA0
O
MWE
O
R32BFOE
O
RAS3–RAS0
O
ROMCS2–ROMCS0
O
ROMRD
O
ROMWR
O
VL-Bus Interface
VL_ADS
O
Local Bus Address Strobe
is asserted to indicate the start of a VL-bus cycle. It is always
strobed Low for one clock period. The address and status lines are valid on the rising edge
of VL_LCLK, which samples this signal Low.
Local Bus Byte Enables
indicate which byte lanes of the 32-bit data bus are involved with
the current VL-bus transfer.
Local Bus Burst Last
is asserted to indicate that the next VL_BRDY assertion will terminate
the current VL-bus transfer.
VL_BE3–VL_BE0
O
VL_BLAST
O
Table 19.
Signal Description Table (Continued)
Signal
Type
Description
相關(guān)PDF資料
PDF描述
ELANSC410-33AI 5566-12BGS /N/MINI FIT CONN HOUS ASSY
ELANSC410-66AC Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
ELANSC410-66AI Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
ELANSC400ANDELANSC410 Single Synchronous Buck Pulse-Width Modulation (PWM) Controller; Temperature Range: 0&degC to 70°C; Package: 14-SOIC T&R
ELANSC400 Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ELANSC410-33AI 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
ELANSC410-66AC 制造商:Advanced Micro Devices 功能描述:MCU 32-bit Elan RISC ROMLess 3.3V 292-Pin BGA 制造商:Advanced Micro Devices 功能描述:MCU 16-Bit/32-Bit Elan CISC 3.3V 292-Pin BGA 制造商:Advanced Micro Devices 功能描述:Microprocessor, 32 Bit, 292 Pin, Plastic, BGA
ELANSC410-66ACAD 制造商:Advanced Micro Devices 功能描述:
ELANSC410-66AI 制造商:Advanced Micro Devices 功能描述:MCU 16-Bit/32-Bit Elan CISC ROMLess 3.3V 292-Pin BGA
ELANSC520 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Microcontroller