- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362657 > ELANSC400-66AC (ADVANCED MICRO DEVICES INC) Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers PDF資料下載
參數(shù)資料
| 型號(hào)： | ELANSC400-66AC |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| 中文描述： | 32-BIT, FLASH, 66 MHz, MICROCONTROLLER, PBGA292 |
| 封裝： | PLASTIC, BGA-292 |
| 文件頁(yè)數(shù)： | 74/132頁(yè) |
| 文件大?。?/td> | 2400K |
| 代理商： | ELANSC400-66AC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)當(dāng)前第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)
74
élanSC400 and élanSC410 Microcontrollers Data Sheet
Using the Configuration Pins to Select
Pin Functions
The configuration pins are used only for those func-
tions that must be selected at reset, prior to firmware
execution. All other I/O functions are selected using
configuration registers.
Table 21 provides an overview of the configuration pin
functions. All of the CFG pins have weak internal pull-
down resistors that select the default function. External
pullup resistors are required to select an alternative
function.
Notes:
1. CFG3 is defined as the enable/disable for the DBUFOE,
DBUFRDL, and DBUFRDH signals. They can be enabled
independently of whether a x32 D bus is selected via the
firmware to support the VL local bus or x32 DRAM interface.
2. The x32 ROM option must be selected for ROMCS0 for
the R32BFOE signal to be enabled. The selection of the
DBUFOE, DBUFRDL, and DBUFRDH signals are still
dependent only on the CFG3 signal.
CFG0 and CFG1 Pins
These pins (shown in Table 22) configure the data bus
width (x8, x16, or x32) of the ROM interface that is se-
lected by the ROMCS0 pin. If a x32 ROM is selected,
these pins also enable the ROM x32 Data Bus Buffer
Output Enable signal (R32BFOE). If a 32-bit data bus
width is selected for the ROM interface, the R32BFOE
signal will be asserted for all ROMCSx accesses to
32-bit ROM. Exercise caution because the data bus
width for the ROMCS0 interface can also be changed
through programming. This feature was implemented
mainly for testing.
.
CFG2 Pin—élanSC400 Microcontroller Only
This configuration pin (see Table 23) is used on the
élanSC400 microcontroller to select the ROMCS0
steering at system boot time. The boot ROM chip se-
lect (ROMCS0) can either be enabled to drive the
ROMCS0 pin or can be rerouted to drive the PC Card
(Socket A only) interface chip selects. The CFG0 and
CFG1 pins are still used to select the data bus width for
the ROMCS0 decode, regardless of the CFG2 config-
uration. The PC Card ROMCS0 redirection should not
be selected when the CFG0 and CFG1 configuration
pins are set to select a x32 ROM interface.
When the ROM chip select decode has been redi-
rected to PC Card Socket A, all of the normal PC Card
controller features can still be used to drive the PC
Card Socket A interface. The ROM chip select decode
remapping to the PC Card socket can be enabled and
disabled using firmware at any time.
Table 21.
Pinstrap Bus Buffer Options
CFG3
(
1
)
CFG1 CFG0
ROMCS0
Data
Width
x8
Reserved Reserved
x16
x32
2
x8
Reserved Reserved
x16
x32
2
DBUFOE
DBUFRDL
DBUFRDH
Disabled
R32BFOE
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
Disabled
Reserved
Disabled
Enabled
Disabled
Reserved
Disabled
Enabled
Disabled
Disabled
Enabled
Enabled
Enabled
Table 22.
CFG0 and CFG1 Configuration
CFG1
0
0
1
1
CFG0
0
1
0
1
Configuration
x8 ROMCS0 ROM interface
Reserved
x16 ROMCS0 ROM interface
x32 ROMCS0 ROM interface
Table 23.
CFG2 Configuration (élanSC400
microcontroller only)
CFG2
0
Configuration
Enables the ROMCS0 decode
on the ROMCS0 pin
Enables the ROMCS0 decode
to access PC Card Socket A
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ELANSC400-66AI | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| ELANSC410-100AC | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| ELANSC410-100AI | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| ELANSC410-33AC | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| ELANSC410-33AI | 5566-12BGS /N/MINI FIT CONN HOUS ASSY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ELANSC400-66AI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| ELANSC400ANDELANSC410 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:ElanSC400 and ElanSC410 - Single-Chip. Low-Power. PC/AT-Compatible Microcontrollers |
| ELANSC410 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ElanSC410 - ElanSC410 Block Diagram |
| ELANSC410-100AC | 制造商:Advanced Micro Devices 功能描述:MCU 16-Bit/32-Bit Elan CISC ROMLess 3.3V 292-Pin BGA |
| ELANSC410-100ACAD | 制造商:Advanced Micro Devices 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。