- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄362657 > ELANSC400-66AC (ADVANCED MICRO DEVICES INC) Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers PDF資料下載
參數(shù)資料
| 型號(hào)： | ELANSC400-66AC |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| 中文描述： | 32-BIT, FLASH, 66 MHz, MICROCONTROLLER, PBGA292 |
| 封裝： | PLASTIC, BGA-292 |
| 文件頁(yè)數(shù)： | 51/132頁(yè) |
| 文件大?。?/td> | 2400K |
| 代理商： | ELANSC400-66AC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)當(dāng)前第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)
élanSC400 and élanSC410 Microcontrollers Data Sheet
51
Table 10.
Pin State Table—GPIOs/System Data (SD) Buffer Control
Signal Name
[Alternate
Function]
GPIO_CS2
[[DBUFRDL]]
GPIO_CS3
[[DBUFRDH]]
GPIO_CS4
[[DBUFOE]]
KBD_ROW13
[[R32BFOE]]
Pin
#
Type
Output
Drive
Max
Load
(pF)
50
Supply
Reset
State
Normal
Operation
Suspend
State
Power
Down
Group
Note
5 V
C18
B
[[O]]
B
[[O]]
B
[[O]]
STI-OD
[O]
C
V
CC
I-PU
I-PPU[O]
O
I-PPU[O]
O
I-PPU[O]
O
IOD-PU
O
I-PPU[O]
TS-PD
I-PPU[O]
TS-PD
I-PPU[O]
H[TS-PD][TS]
I-PU
H[TS-PD][TS]
1
D17
C
50
V
CC
I-PU
1
C4
C
50
V
CC
I-PU
I
1
S
A3
C
250
V
CC
I-PU
I
2
S
Notes:
1.
The data buffer control signals are shared with the GPIO_CS4–GPIO_CS2 signals and with the keyboard row signal:
When the data buffer control signals are enabled on the pins, they will drive inactive during Suspend mode, go three-state
without resistors to allow an external resistor to 5 V, or three-state with a pulldown to support powering off the data buffer.
Summary:
GPIO_CS4–GPIO_CS2/DBUFOE/DBUFRDH/DBUFRDL: Built-in pullup and pulldown resistors that are invoked by:
–Reset invokes pullup.
–When buffer control is invoked by the configuration pin, these pins are outputs without any pullups or pulldowns.
–When buffer control is enabled and in Suspend mode, DBUFRDH and DBUFRDL are three-state with the pulldowns
enabled; DBUFOE has three options:
High (inactive) with no pullup or pulldown.
Three-state with a pulldown if it is programmed for the buffer to be powered off in Suspend mode (Power-Down Group I).
Three-state with no pulldown if it is programmed for the buffer to be powered on in Suspend mode and at 5 V.
–When enabled as the GPIO_CS4–GPIO_CS2 signals:
As an output, the pullup and pulldown are disabled in all modes, and these GPIO_CS signals can be active in Suspend.
As an input, the pullup can be programmed to be enabled or disabled. This will then be the state of the pin in all
modes, including Suspend.
2. This data buffer control signal (R32BFOE) is shared with the keyboard row signal:
When the data buffer control signals are enabled on the pins, they will drive inactive during Suspend mode, go three-state
without resistors to allow an external resistor to 5 V, or three-state with a pulldown to support powering off the data buffer.
Summary:
KBD_ROW13/R32BFOE: Built-in pullup and pulldown resistors that are invoked by:
–Reset invokes the pullup.
–As R32BFOE, this pin is an output without a pullup or pulldown.
–When buffer control is enabled and in Suspend mode, R32BFOE has three options:
High (inactive) with no pullup or pulldown.
Three-state with a pulldown if it is programmed for the buffer to be powered off in Suspend mode.
Three-state with no pulldown if it is programmed for the buffer to be powered on in Suspend mode and at 5 V.
–When enabled as the keyboard row signal, this signal has a pullup enabled at all times.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ELANSC400-66AI | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| ELANSC410-100AC | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| ELANSC410-100AI | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| ELANSC410-33AC | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| ELANSC410-33AI | 5566-12BGS /N/MINI FIT CONN HOUS ASSY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ELANSC400-66AI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| ELANSC400ANDELANSC410 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:ElanSC400 and ElanSC410 - Single-Chip. Low-Power. PC/AT-Compatible Microcontrollers |
| ELANSC410 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ElanSC410 - ElanSC410 Block Diagram |
| ELANSC410-100AC | 制造商:Advanced Micro Devices 功能描述:MCU 16-Bit/32-Bit Elan CISC ROMLess 3.3V 292-Pin BGA |
| ELANSC410-100ACAD | 制造商:Advanced Micro Devices 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。