- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362657 > ELANSC400-33AI (ADVANCED MICRO DEVICES INC) Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers PDF資料下載
參數(shù)資料
| 型號： | ELANSC400-33AI |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| 中文描述： | 32-BIT, FLASH, 33 MHz, MICROCONTROLLER, PBGA292 |
| 封裝： | PLASTIC, BGA-292 |
| 文件頁數(shù)： | 94/132頁 |
| 文件大小： | 2400K |
| 代理商： | ELANSC400-33AI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁當(dāng)前第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁
94
élanSC400 and élanSC410 Microcontrollers Data Sheet
Notes:
1. The ROMCSx address decode is programmable for an early decode (via bit 5 in CSC index 23h, 25h, and 27h). The early
address-decode is available to provide the ROMCSx by qualifying the address signals only; it is not qualified with the com-
mands (ROMRD, ROMWR). The timing parameter t2a pertains to the early address-decode feature being enabled (ROMCSx
is address-decode only). Parameters t2b and t2c are observed when the early address-decode feature is disabled (ROMCSx
is address-decode qualified with command). The early decode can be enabled for both Fast-mode and Normal-mode ROM
accesses.
2. When a x32 DRAM or VL bus is enabled, additional delay must be added to accommodate for the delay through the external
data buffers required for the SD bus in this mode.
3. There are two types of programmable wait states. The first programmable wait state is always used in the first access for
either burst or non-burst supported device. It starts at the assertion of the chip select or at the transition of SA3–SA0, which-
ever occurs later. The second programmable wait state is used only for any subsequent burst read accesses to a burst mode
ROM device. It starts at the transition of SA3–SA0. The burst address valid duration depends on which wait state is used. If
the wait state is set to zero, then the minimum address duration is 30 ns (one bus clock cycle).
4. If wait states are added via the deassertion of IOCHRDY, the data setup time to IOCHRDY assertion is 0 ns (minimum).
Figure 25.
Fast Mode 8-/16-/32-Bit ROM/Flash Memory Read Cycle
t4
t6
t7
t9
t27
t8
t25
t28
t6
t2b
t1
t1
SA25–SA4
SA3–SA0
ROMCSx
ROMWR
ROMRD
SD15–SD0
D15–D0
(x32 ROM)
DBUFOE
R32BFOE
DBUFRDL
DBUFRDH
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ELANSC400-66AC | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| ELANSC400-66AI | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| ELANSC410-100AC | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| ELANSC410-100AI | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| ELANSC410-33AC | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ELANSC400-33AIAD | 制造商:Advanced Micro Devices 功能描述: |
| ELANSC400-66AC | 制造商:Advanced Micro Devices 功能描述: |
| ELANSC400-66AI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| ELANSC400ANDELANSC410 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:ElanSC400 and ElanSC410 - Single-Chip. Low-Power. PC/AT-Compatible Microcontrollers |
| ELANSC410 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ElanSC410 - ElanSC410 Block Diagram |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。