參數(shù)資料
型號(hào): ELANSC400-33AI
廠商: ADVANCED MICRO DEVICES INC
元件分類: 微控制器/微處理器
英文描述: Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
中文描述: 32-BIT, FLASH, 33 MHz, MICROCONTROLLER, PBGA292
封裝: PLASTIC, BGA-292
文件頁(yè)數(shù): 54/132頁(yè)
文件大?。?/td> 2400K
代理商: ELANSC400-33AI
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)當(dāng)前第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)
54
élanSC400 and élanSC410 Microcontrollers Data Sheet
Notes:
1. The keyboard column signals are shared with the programmable IRQs and XT keyboard signals.
As keyboard column signals and XT keyboard signals, they are inputs and open drain outputs with pullup or pulldown
resistors in normal operation and Suspend mode. Each column signal is individually programmable for the pullup or pulldown
in the keyboard extended registers.
As IRQs, the pins are inputs with built-in pullup or pulldown resistors (use the same registers in the keyboard controller to
enable pullups or pulldowns). During Suspend mode, they stay as inputs with the pullup or pulldown. Or, if Power-Down
Group C is enabled for the ISA bus to be powered down in Suspend mode and a bit is set identifying that these signals are
being used as IRQs, they will have pulldown resistors activated. There is no programmable bit to make these signals IRQs
beyond the extended register in the interrupt controller that maps the pin to a particular IRQ. If the system must use any of
these as IRQs, a bit must be set, notifying the chip, so that they can have the pulldown resistors invoked in Suspend mode.
Summary:
As keyboard column and XT keyboard signals:
–Pullup or pulldown resistor depending on the setting of the Keyboard Column Pullup/Pulldown register in the keyboard
controller.
Summary:
As programmable IRQ signals:
–Pullup or pulldown resistors during normal operation and Suspend (depending on the configuration register in the
keyboard controller.
–Pulldown resistors during suspend if Power-Down Group C (the ISA bus) is enabled for power-down in Suspend, and a
bit is set indicating that these signals are used as IRQs and need to be pulled down in Suspend.
2. RAS3–RAS2, CASH3–CASH2, and CASL3–CASL2 Suspend state of the pins:
–The RAS and CAS signals remain active if the DRAM interface is configured for CAS-before-RAS refresh in Suspend
mode.
–The RAS and CAS signals will be Low if the DRAM is configured for self-refresh in Suspend mode.
–Will be three-stated with a pulldown resistor if the DRAM interface is programmed to be disabled so the DRAM can be
powered down (Power-Down Group A).
–Will not be affected by this when the RAS and CAS signals that share pins with other functions are not enabled to come
out of the chip.
Summary:
These pins have built-in pulldown resistors that are invoked by:
–Suspend mode and DRAM interface programmed for power-down in Suspend (Power-Down Group A), and the pins are
enabled as RAS/CAS for RAS3–RAS2, CASH3–CASH2, and CASL3–CASL2.
3. Memory Address MA12 Suspend state of the pin:
Will be three-stated with a pulldown resistor. This will work for CAS-before-RAS refresh, self-refresh, and the DRAM powered
down.
Summary:
This pin has a built-in pulldown resistor that is invoked by Suspend mode.
4. The data buffer control signal R32BFOE that is shared with the keyboard row signal:
When the data buffer control signals are enabled on the pins, they will drive inactive during Suspend mode, go three-state
without resistors to allow an external resistor to 5 V, or three-state with a pulldown to support powering off the data buffer.
Summary:
KBD_ROW13/R32BFOE: Built-in pullup and pulldown resistors that are invoked by:
–Reset invokes the pullup.
–As R32BFOE, this pin is an output without a pullup or pulldown.
–When buffer control is enabled and in Suspend mode, R32BFOE has three options:
High (inactive) with no pullup or pulldown.
Three-state with a pulldown if it is programmed for the buffer to be powered off in Suspend mode.
Three-state with no pulldown if it is programmed for the buffer to be powered on in Suspend mode and at 5 V.
–When enabled as the keyboard row signal, this signal has a pullup enabled at all times.
相關(guān)PDF資料
PDF描述
ELANSC400-66AC Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
ELANSC400-66AI Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
ELANSC410-100AC Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
ELANSC410-100AI Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
ELANSC410-33AC Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ELANSC400-33AIAD 制造商:Advanced Micro Devices 功能描述:
ELANSC400-66AC 制造商:Advanced Micro Devices 功能描述:
ELANSC400-66AI 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers
ELANSC400ANDELANSC410 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:ElanSC400 and ElanSC410 - Single-Chip. Low-Power. PC/AT-Compatible Microcontrollers
ELANSC410 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ElanSC410 - ElanSC410 Block Diagram