FN7503.2 November 12, 2010 Description of Operation A simplified block schematic is shown in Figure 1. The following description is inten" />
參數(shù)資料
型號(hào): EL4583AIS-T7
廠商: Intersil
文件頁數(shù): 9/10頁
文件大?。?/td> 0K
描述: IC SYNC SEPARATOR S-H 50% 16SOIC
標(biāo)準(zhǔn)包裝: 1,000
類型: 同步分離器
應(yīng)用: 多媒體顯示器,測(cè)試設(shè)備
安裝類型: 表面貼裝
封裝/外殼: 16-SOIC(0.154",3.90mm 寬)
供應(yīng)商設(shè)備封裝: 16-SOIC
包裝: 帶卷 (TR)
8
FN7503.2
November 12, 2010
Description of Operation
A simplified block schematic is shown in Figure 1. The
following description is intended to provide the user with
sufficient information to understand the effects of the
external components and signal conditions on the outputs of
the integrated circuit.
The video signal is AC coupled to pin 4 via the capacitor C1,
nominally 0.1F. The clamp circuit A1 will prevent the input
signal on pin 4 going more negative than 1.5V, the value of
reference voltage VR1. Thus the sync tip, the most negative
part of the video waveform, will be clamped at 1.5V. The
current source I1, nominally 6A, charges the coupling
capacitor during the remaining portion of the H line,
approximately 58s for a 15.75kHz timebase. From I t = C
V, the video time-constant can be calculated. It is important
to note that the charge taken from the capacitor during video
must be replaced during the sync tip time, which is much
shorter, (ratio of x 12.5). The corresponding current to
restore the charge during sync will therefore be an order of
magnitude higher, and any resistance in series with CI will
cause sync tip crushing. For this reason, the internal series
resistance has been minimized and external high resistance
values in series with the input coupling capacitor should be
avoided. The user can exercise some control over the value
of the input time constant by introducing an external pull-up
resistance from pin 4 to the 5V supply. The maximum
voltage across the resistance will be VDD less 1.5V, for black
level. For a net discharge current greater than zero, the
resistance should be greater than 450k. This will have the
effect of increasing the time constant and reducing the
degree of picture tilt. The current source I1 directly tracks
reference current ITR and thus increases with scan rate
adjustment, as explained later.
The signal is processed through an active 3 pole filter (F1)
designed for minimum ripple with constant phase delay. The
filter attenuates the color burst by 12dB and eliminates fast
transient spikes without sync crushing. An external filter is
not necessary. The filter also amplifies the video signal by
6dB to improve the detection accuracy. The filter cut-off
frequency is controlled by an external resistor from pin 1 to
ground.
Internal reference voltages (block VREF) with high immunity
to supply voltage variation are derived on the chip.
Reference VR4 with op-amp A2 forces pin 12 to a reference
voltage of 1.7V nominal. Consequently, it can be seen that
the external resistance RSET will determine the value of the
reference current ITR. The internal resistance R3 is only
about 6k
Ω, much less than RSET. All the internal timing
FIGURE 4. STANDARD (NTSC INPUT) H. SYNC DETAIL
EL4583A
相關(guān)PDF資料
PDF描述
EL4583CS-T13 IC SYNC SEPARATOR S-H 50% 16SOIC
EL4584CS-T13 IC GENLOCK HORZ 4FSC 16-SOIC
EL4585CS-T13 IC GENLOCK HORZ 8FSC 16-SOIC
EL5128CY-T7 IC AMP/BUFFER DUAL VCOM 10-MSOP
EL5129IREZ IC BUFFER GAMMA 6-CHAN 20HTSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EL4583AISZ 功能描述:視頻 IC EL4583AISZ SYNC SEP 50% SLICE S-H FLTR H RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
EL4583AISZ-T13 功能描述:視頻 IC EL4583AISZ SYNC SEP 50% SLICE S-H FLTR H RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
EL4583AISZ-T7 功能描述:視頻 IC EL4583AISZ SYNC SEP 50% SLICE S-H FLTR H RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
EL4583AISZ-T7S2716 制造商:Intersil Corporation 功能描述:
EL4583C 制造商:ELANTEC 制造商全稱:ELANTEC 功能描述:Sync Separator, 50% Slice, S-H, Filter, HOUT