參數(shù)資料
型號(hào): ECL
英文描述: ECL Output Termination Techniques (91k)
中文描述: ECL輸出終端技術(shù)(91k)
文件頁數(shù): 1/6頁
文件大?。?/td> 91K
代理商: ECL
HIGH-PER.ORMANCE PRODUCTS
1
www.semtech.com
Revision 1/January 9, 2002
AN1003
Termination Techniques for
ECL / LVECL / PECL / LVPECL Devices
In this application note we will talk about the different
ECL / PECL output termination schemes and AC cou-
pling of the ECL / PECL inputs and outputs.
Any signal path on a printed circuit board may be con-
sidered as a form of transmission line. If the line propa-
gation delay is short with respect to the rise time of
the signal then the reflections are masked out and
are not seen as an overshoot or ringing; thus when
the edge speed increases with faster forms of logic,
the line lengths should be shorter in order to retain
signal integrity.
When high-speed signals are transmitted over long
lines, terminations should be used to minimize reflec-
tions and signal distortion. These reflections cause
ringing on the signal line, which, if severe, will affect
system noise immunity. The reflections appear as over-
shoot and undershoot on the output waveform.
In ECL systems, every output must be terminated
matching the characteristic impedance of the trans-
mission lines. Some of the most popular values of
the transmission line impedance are 50 to 75
for
multilayer etched boards, 100
for multi-wire boards,
and 100 to 120
for wire-wrap boards. Standard pre-
packaged termination resistors are available with val-
ues of 50, 68, 75 and 100
.
In this application note, we will discuss four types
terminations mentioned below:
1.
Parallel Termination
2.
Thevenin equivalent parallel termination
3.
Series Termination
4.
“Y” Termination
In this method, the ECL / PECL outputs are terminated
with a termination resistor, R
P
, to a termination supply
voltage of VTT = Vcc-2.0V.
The value of Rp must be
equal to the impedance of the transmission line, Zo.
See Figure 1. If there is a mismatch, line reflections will
be present with an increase in both noise and propaga-
tion delay. The placement of the termination resistors
is important and they should be placed as close to their
destination as possible. In this parallel terminated lines,
the line termination supplies the output pull-down resis-
tors; consequently, no pull-down resistors are required
at the outputs of the driving gate. The advantage of
using this method is that the average power consump-
tion is reduced but on the flip side, it requires an addi-
tional power supply. Average current consumption and
power dissipation may be of interest when using this
termination scheme, Table 1 shows average current and
power dissipation for different transmission lines.
)
W
m
(
g
v
a
D
P
o
Zp
R)
A
m
(
g
v
a
It
u
p
t
u
O
C
Ip
R
0
50
54
14
13
1
5
75
73
.
95
.
91
.
9
0
10
0
13
.
73
.
71
.
7
0
5
10
5
15
9
.
45
Table 1
Different Termination Schemes
Parallel Termination
VCC - 2.0 V
Zo
Figure 1
RP
相關(guān)PDF資料
PDF描述
ECM010
ECM011
ECM014
ECM018
ECM051
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ECL 型號(hào)大全 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ECL 型號(hào)大全
ECL_12 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:Aluminum Capacitors
ECL00AD222HARK 制造商:Vishay Intertechnologies 功能描述:22uF 50V 6,3x5,8
ECL00AD247FARK 制造商:Vishay Intertechnologies 功能描述:47uF 35V 6,3x5,8
ECL03B1A3A-C18/C8 制造商:Eaton Corporation 功能描述:LTG-EH SZ20A ENCL1 120V 3 POLES HOA RUN(R)PL